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This thesis concerns itself with the study of the Minimum 
Shift Keying (MSK) modulation scheme. The aspects considered 
are its operation under non-linear conditions as well as an 
investigation into the hardware implementation of both 
coherent and non-coherent MSK modems. 
The literature on digital data transmission and MSK in 
particular is surveyed, and a comprehensive theoretical 
description of MSK is given. In addition, papers on the 
operation of MSK under non-linear conditions were studied, 
and their major findings are presented. Due to the lack of 
theory on the effects of incorrect modulation index on the 
error performance of MSK, an investigation into this avenue 
was performed. The design of a correction mechanism for 
maintaining the modulation index at its correct value is 
described, and aspects of its implementation are considered. 
Using the available literature, various modules of which a 
coherent MSK modem is comprised were developed, and their 
design is discussed. The design of a non-coherent MSK 
demodulator is also described. 
It is shown that MSK is closely related to both Staggered 
QPSK, as well as CP-FSK. The maximum ideal spectral 
efficiency of MSK was found to be 2 Bits/s/Hz, and its ideal 
error probability was shown to be the same as that for 
antipodal signaling. It was also found that both MSK and 
SQPSK benefit in their spectral occupancy under conditions 
of filtering and non-linear amplification, due to the time 
offset between their I- and Q-Channels. The effect of 
incorrect modulation index on MSK was shown to be that the 
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modulation index tolerance sets the minimum attainable error 
probability, independent of the 
The constructed MSK . modulator 
signal-to-noise ratio. 
was found to of fer 
satisfactory performance, and its hardware implementation 
was simple. The coherent demodulator was more complex in its 
implementation, and several modules in its structure were 
designed, constructed, and their performance evalu~ated. The 
non-coherent MSK demodulator was found ·to be simple to 
construct, but it was theoretically shown that it is more 
than 3 ·dB worse off in noise performance than the more 
complex coherent demodulator. 
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Two pulses are termed antipodal when one 
is the additive inverse of the other. 
Additive White Gaussian Noise. The 
spectrum of AWGN is approximated as being 
flat and is denoted as having a two-sided 
noise density of N0 /2 W/Hz. It is termed 
as being additive as it corrupts a signal 
in a linear (additive) manner, as opposed 
to multiplicative noise. 
This is a Frequency Modulation (FM) 
spectrum, and it is so-called because the 
amplitudes of the spectral components are 
given by the values of the Bessel 
coefficients (which are determined by the 
modulation index). 
This is a mode of transistor operation 
whereby the transistor operates in 
saturated mode. i.e. it either conducts, 
or appears as an open circuit, depending 
on the base voltage. 
Double Sideband/Suppressed Carrier. In 
this method of modulation, the modulating 
wave directly multiplies the carrier wave, 
without the addition of a DC term (which 
is the case with AM). This effectively 












Intersymbol Interference. ISI is the 
interference of adjacent pulses with 
the amplitude of the present pulse. 
Non Return to Zero. With this pulse 
format, the pulse duration is equal to the 
bit du~ation. i.e. f~ll-~idth pulses. 
NRZ-Level. This is the case where the 
pulses correspond directly with the source 
pulses. i.e. no form of coding is applied. 
NRZ-Mark. This is NRZ, but it only changes 
state with the appearance of a MARK ("l") 
in the source pulses. In effect, it is a 
form of differential encoding. 
This is the case when the time integral 
over the pulse duration of the product of 
two pulses .is identically zero. 
Phase Detector. 
Phase-Frequency Detector. This type of 
phase detector only produces an error 
signal when the edges of the two input 
waveforms are not aligned. When they are 
aligned, the output is tri-stated. 
Return to Zero. This form of signaling has 
its pulse width less than the bit 
duration. i.e. the pulse returns to zero 
before the end of the bit interval. 
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Q(y) = Jyoo e-x2/2 dx 
si ( f) = 
sine (f) 






A problem facing the Digital Radio Communications industry 
is the efficient use of the available bandwidth for the 
transmission of data. 
Over the years, many different digital modulation schemes 
have been developed, ·each with their own advantages and 
disadvantages, to meet the requirements of good performance 
(good error performance in the presence of noise, low 
bandwidth occupancy) and low cost of implementation. Due to 
the volume of development work, much literature is available. 
to the reader in this field. The modulation scheme studied 
in this thesis, Minimum Shift Keying (MSK), is no exception. 
However, it was felt that a survey of literature on MSK, in 
conjunction with further research, would prove to be 
beneficial for any 'future development work on an MSK data 
link. 
The objectives of this thesis are: 
1. To survey the available literature on Digital 
Data Transmission, and MSK in particular. 
2. To investigate the effects that filtering 
followed by non-linear amplification has on the 
error performance and spectrum of MSK. The 
effects on error performance due to incorrect 
modulation index are also investigated. 
3. To investigate the hardware implementation of a 
-1-
coherent MSK modem. 
. 4. To design -and construct a modulation index 
correction mechanism which maintains the 
modulator modulation index at its correct value. 
5. To design a non-coherent MSK/FSK demodulator. 
Due to the unavailability of a coherent MSK modem, it was 
not possible to_obtain experimental data on the performance 
of MSK with incorrect modulation index. The investigation in 
this aspect is therefore theoretical. 
The thesis begins with a theoretical background to digital 
data transmission. This culminates in the mathematical 
description of MSK and the derivation of its ideal 
performance. The 
conditions as well 
performance of MSK under non-linear 
as with incorrect modulation index is 
then studied. This is followed by the the design and 
construction of an MSK modulator and coherent demodulator. 
The development of a servo control circuit to maintain the 
MSK modulation index at its correct value is then described. 
This is followed by the description of the design and 
construction of a non-coherent MSK demodulator. The thesis 





THEORETICAL BACKGROUND TO DIGITAL DATA TRANSMISSION 
2.1 SIMPLE BASEBAND SYSTEMS 
In order to understand the more complex M-ary bandpass 
s·ignalin_g schemes presented later on in this chapter, it is 
first necessary. to study the theory of baseband pulse 
· transmission. 
2.1.1 Bandwidth Efficiency 
A constraint in Communications Engineering is the amount of 
bandwidth available for the transmission of data. Ideally, 
we would like to transmit the maximum amount of information 
in the shortest possible time, whilst using the minimum 
amount of bandwidth. It is also desirable to transmit the 
information in such a way as to minimize detection errors at 
the receiver. A valid performance indicator of a 
communication link's efficiency is the Bits per second per 
Hertz (B/s/Hz) ratio (n). The higher the ratio, the more 
information we can transmit in a given bandwidth. 
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Fig.2.1 A Simple Baseband Data Link 
The impulses are transmitted synchronously and are spaced Ta 
seconds apart. In this simple example, they are assigned 
to have a positive polarity, but this does not detract from 
the generality of our analysis. It is desirable, recalling 
the discussion above, to transmit the impulses at the 
maximum rate, through the minimum bandwidth, whilst 
minimizing the error rate at the receive end. In order to 
bandlimit the impulse train, we pass the waveform through a 
low-pass, linear-phase filter of bandwidth B Hertz [Hz] . 
Because of its sharp cut-off, it is commonly referred to as 
a "Brick-wall" filter. In order to calculate the maximum 
rate at which the impulses may be transmitted, we must first 
determine the shape of the impulses at the receive end (to 
ensure that the pulses do not interfere with eachother). 
The response of the filter to a single impulse S(t), termed 
the filter impulse response, is given by; 
h(t) = F- 1 {H(f)} = 
J:oo 
H(f) .e:Pn:ft d.f 
= J~B 1.ej:2n:ft. df 
= 2B sin (2~Bt) / 2~Bt 
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= 2 B s i ( 2 rtB t ) 
This function is plotted in Fig.2.2. 




1/28 1/8 3/28 
t 
Fig.2.2 Brick-wall Filter Impulse Response 
The following characteristics of the impulse response should 
be noted; 
(a) A single impulse has resulted in a response 
extending from -oo to +oo in time (i.e. the filter 
is non-causal); 
(b) The response passes through zero at the times 
t = ±1/B, ±2/B, ... , ±n/B. Considering the case 
where B=l/2T.,. (recalling that T.,. is the impulse 
spacing at the transmit end), we have; 
h( t) = l/T.,, si (n:t/T.,,). 
Note that this function passes through zero at integer 
multiples of Ts, thus it is possible to transmit the 
impulses spaced T"' seconds apart through a bandwidth 
of B =, 1/2T.,, [Hz]. This is due to the fact that at the peak 
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of the received pulse h(t), the responses due to all the 
other input impulses pass through zero, thus avoiding 
intersymbol interference (!SI) which can result in detection 
errors at the receive end. 
In terrris . of the spectral performance indicator n, we are 
transmitting pulses at at a rate of f 0 = 1/T .. through a 
bandwidth of 1/2Ts [Hz], yielding, 
n = f 5/B = 1/Ts . 2T .. 
= 2 B/s/Hz. 
In our derivation of h(t), the phase response 0(f) of the 
filter was ignored. We assume the phase characteristic to be 
linear. i.e. 
0(f) = k.f 
=> 0'(f) = k 
This result implies that the group delay of the filter is 
flat across its passband, and the received pulse is delayed 
k seconds relative to the input pulse. 
The above derivation was first performed in the 1920's by 
Nyquist and is in fact his first (of three) theorems. In the 
real world, the brick-wall filtering (even without linear 
phase) is unachievable as it would require an infinite 
number of filter sections to realize such a large cut-off 
slope. Another drawback is that the pulses must be spaced 
precisely T .. seconds apart as any deviation from this will 
result in intersymbol interference (the pulse peaks will no 
longer occur at the zero crossings of the adjacent pulses). 
In order to circumvent these problems, Nyquist introduced 
a filtering function having Vestigial Symmetry [2.1). 
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A skew-symmetric transmittance function, Yi(f), is added to 
the brick-wall amplitude characteristic of the low-pass 
filter, with Yi(f) defined by the relation; 
Yi(f-x) = -Yi(f+x), where 0 < x < f N 
and we have defined fN =Nyquist Frequency·= l/2Te. 
An infinite number of functions satisfy the skew-symmetric 
constraint, but one is of particular interest; The Raised-
Cosine function. Before Raised Cosine filtering is 
discussed, we must first introduce the concept of Aperture 
Equalization. 
In the simple baseband model, the input data consisted of a 
sequence of impulses. In practice, however, full length 
rectangular pulses of length Te seconds are used. The 
Fourier transform of such a pulse has a si (f) shape, while 
that of an impulse is flat from -oo to +oo (i.e. a White Noise 
spectrum). We must therefore filter the full length 
rectangular pulses before applying them to the filter. This 
is commonly referred to as Aperture Equalizing or Pre-
Whi tening. The filter characteristic A(w) is the inverse of 
the rectangular pulse's spectrum, thus the equalizer has a 
l/si (f) transfer function. For pulses of width Te, we have 
A(w) = l/si (wTe/2), where w = 2rrf. 
We can now define the composite filtering characteristic 
(which includes both the aperture equalization and Raised 
Cosine filtering) as; 
-7-
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H( jw) = 
0(jw) ~kw 
1/si (wT 0 /2).cos 2 {Te((w-rr(l-oc))/T8 ]/4oc} 
for rr(l-oc)/T0 $ w $ rr(l+oc)/T 0 
0 
where oc is known as the roll-off factor of the filter and 
lies between 0 $ oc $ 1~ For the special case where oc = O, we 
have brick-wall filtering as before, and as oc is increased, 
the filter exhibits a more gradual roll-off in its 
characteristic (while increasing its bandwidth). A 
logarithmic plot of H(jw) for various values of oc is shown 
in Fig.2.3. 
For the case when oc = 1, the filtering is referred to as 
Full-Cosine roll off filtering, and the bandwidth occupancy 
of the data spectrum extends to 2fN (=fs)· The advantage of 
having oc = 1 is that the impulse response of the filter 
exhibits less oscillation and the impulse tails decay more 
rapidly (thus reducing the ISI). The mer~ rapid decay of the 
pulses also reduces the the sensitivity of the system to 
timing errors in the bit rate frequency. Before, with oc = 0, 
the pulses decayed more slowly, so timing errors caused a 
significant amount of ISI to occur if f 0 was not exactly 
correct. However, the spectral efficiency of the system has 
reduced from n = 2 B/s/Hz ton= f 0 /[(l+oc).f 0 /2] = 2/(1+1) = 
1 B/ s/Hz. The factor oc thus represents a tradeoff between 
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Fig.2.3 Raised Cosine Filtering for Various 
Values of ~ [2.1) 
A qualitative assesment of the performance of the data link 
may be made by observing the Eye Diagram of the received 
pulses. The eye diagram gives one information as to the 
amount of ISI and jitter present at the receive end of the 
link. It is, in fact, the superposition of all possible 
responses of the channel filtering to the transmitted 
-9-
pulses. The most important feature of the eye diagram is the 
eye opening, and it is desirable to have a fully-open eye 
(loo·% eye opening) as ·this means that no IS! is present. 
Fig.2.4 illustrates an eye diagram for a system with a 
filter oc = 0.3 [2.1]. 
Fig.2.4 Eye Diagram for Filter oc = 0.3 [2.1) 
2.1.2 Calculation of Error Probability 
The discussion in the previous section restricted the source 
of detection errors at the· receiver to intersymbol 
interference only. In practice, one has to take not only IS! 
into account, but thermal Additive White Gaussian Noise 
(AWGN) as well. In this section, we address ourselves to 
deriving the probability of error (P.,.) as a function of 
signal to noise ratio (SNR). 
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Rec~lling the well known result of the ideal matched filter 
[2.2], we know that the optimum receiver filter for an input 
pulse shape p ( t), corrupted by AWGN of two-sided spectral 
density Sn(w) = N0 /2 [W/Hz] is given by; 
where, 
H(w) = k'P(-w)e-j...rro ... ( 2. 1) 
k' = arbitrary constant 
P(w) = Fourier Transform of the baseband pulse 
p(t) 
T0 = pulse width of p(t) 
The- error probability of such a system is given by the 
expression; 
... ( 2. 2) 
where EP = energy of p(t) 
= 1/2rr J:
00 
IP(w) j 2 dw ... ( 2. 3) 
The implementation of a simple baseband link utilizing a 
matched filter (matched to p(t)) and using p(t) to transmit 
a "l", and -p(t) to transmit a "0" equiprobably is shown in 
Fig.2.5. 
The operation of the system is as follows; The transmitted 
pulse ( equiprobably p ( t) or -p ( t) ) is corrupted by AWGN 
present in the channel. The received pulse ±p(t) is 
multiplied by the stored replica of p(t) at the receiver, 
and the product integrated over pulse duration ( 0, T 0) to 
yield y(t). At time t = T 0 , y(t) is sampled and a decision 
-11-
made by the decision threshold. If y(T 0 ) is positive, the 
data bit is assumed to be a "!", and if it is negative, it 
is assumed to be a ~0". When this is completed, the 
integrator is reset to zero, and the process repeats. 
Because of its operation, such a receiver is often referred 










y(t) y(TO ~ DECISION 
THRESHOLD 
Fig.2.5 Matched Filter Receiver 
Data Out 
It is often the case that instead of using a single pulse 
p(t) to convey the information, two different pulses, e.g. 
p(t) and q(t) are used. i.e. One transmits p(t) to convey a 
"!" and q(t) to convey a "0". Using the results of the 
Optimum Binary Receiver [2.2], it can be shown that if the 
energy of p ( t) is given by EP (as calculated in equation 
2.3), and the energy of q(t) ·is given by Eq, then the 
probability of error (for the case when p(t) and q(t) occur 
with equal probability) is given by; 
... (2.4) 
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. IT where Epq = 
0
° p(t).q(t) dt 
and the decision threshold a 0 = ~[Ep-Eq]• ... (2.5) 
Note that the error probability depends only on the energy 
and not the shapes of the pulses. It is therefore possible 
for different signaling schemes (with d~f ferent baseband 
pulse shapes). to have identical error performances. A few 
~pecial cases are of interest; 
(a) q(t) = -p( t) . This is our original signaling 
scheme (as shown in Fig.2.5), and it is 
easily shown (from equation 2 . 4 ) that the 
probability of error = Q(v'2µ) where we 
define µ = EP/N0 (the Energy per bit to 
double sided Noise Density ratio). This 
scheme is referred to as an Antipodal 
·signaling scheme (because q(t) = -p(t)), and 
is also sometimes termed Polar signaling. 
(b) EP = Eq = E, and Epq = O. In this case , the 
cross correlation of the pulses is zero, and 
the error probability Pe= Q(Vµ) ... (2.6). 
This scheme is known as Orthogonal signaling 
and it is clear that it is 3dB inferior in 
noise performance relative to Antipodal 
signaling. 
(c) There is a case where Pe is minimized subject 
to the minimization of Epqi and this will be 
discussed in section 2.2.3. 
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2.2 BANDPASS (CARRIER) SYSTEMS 
In this section four digital bandpass systems, namely BPSK, 
SQPSK, CP-FSK, and MSK are studied. The three systems 
preceding. MSK are discussed as the are closely linked with 
MSK, and the understanding of their operation aids one in 
und~rstanding the operation of MSK. 
2.2.l Bi-Phase Shift Keying (BPSK) 
2.2.l(a) Theory of Operation. The block diagram, Fig.2.6, 
shows the basic BPSK modem configuration; 
+A rl 












Fig.2.6 BPSK Modem Configuration [2.4) 
D>O ~ '1' sent 
D<O :;. 'o' sent 
The incoming random data stream at bit rate f 0 = 1/Tb and 
in polar NRZ format DSB/SC ·modulates the carrier (at 
frequency we) to produce the BPSK signal S:sPsK(t). In 
effect, the data stream is phase modulating the carrier as 
when the data value is +A volts, the output of the 
multiplier is Acos (wet + 0 0 ), and when it is -A volts, 
the output is -Acos (wet;+ 0 0 ) which is equivalent to 
Acos (wet + 0 0 + n:). The carrier phase thus abruptly 
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changes by ±180°, depending on the input data value. The 
transmitted signal is then corrupted by AWGN in the 
channel before it is ·received at the receive end. It is 
then mu! ti plied by the local oscillator of the receiver 
(which is precisely phase-locked to the carrier at the· 
trans~itter), before being processed by the IS&D.circuitry 
as described in section 2.1.2. 
It is clear that BPSK is an Antipodal signaling scheme, as 
the baseband pulse shapes are identical in shape 
(rectangular), and opposite in polarity. The error 
probability is hence given by; 
Pa(BPSK) = Q(v"2"µ) ... (2.7) 
2.2.l(b) Spectral Efficiency. As the baseband pulse shape 
of BPSK is rectangular, the Power Spectral Density {PSD) 
is expected to be of si 2 (f-fc) form. The PSD is shown in 
Fig.2.7. 
f 
Fig.2.7 BPSK Power Spectral Density 
The PSD is seen to be unconstrained, and in order to 
increase the spectral efficiency (n), one needs to apply 
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Nyquist filtering to the signal. It was shown previously 
that ~ = 0 filtering allows for the transmission of pulses 
at· baseband at a rate f 0 through a bandwidth f 0 /2. Were 
such a low-pass filter to be placed at point (A) · in 
Fig.2.6, then the output spectrum of the modulator would 
extend . from f 0 f 0 /2 to f 0 + f 0 /2. We are therefore 
transmitting f 0 bits per second through a bandwidth of f 0 
Hz, yielding a maximum spectral ~fficiency for BPSK of 
1 B/s/Hz. Ii is also possible to perform the filtering at 
point (B) in Fig.2.6. The filter would then be a bandpass 
filter of bandwidth f 0 Hz, which is commonly referred to 
as the Double-Sided Nyquist bandwidth. In practice, the 
spectral efficiency achieved with BPSK is typically 0. 8 
B/ s /Hz [ 2 . 3] . 
A practical feature of the BPSK modems (and any PSK-type 
modems in general) which is not shown in Fig.2.6 is the 
differential _coder/decoder used in the modulator and 
demodulator respectively. The coding is necessary in order 
to remove the ±180° phase ambiguity due to the carrier-
recovery circuitry (squaring loops, as will be described 
in section 5.2) present in the demodulator. 




Fig.2.8 BPSK Constellation Diagram 
The two dots indicate all possible phases (0°,180°) of the 
carrier at the decision instants. It should be clear that 
the margin for error of each of the constellation points 
is ±90°. Were the carrier phase to lie in the wrong half 
of the plane at the decision instant, a bit error would 
result. 
2.2.2 Staggered Quadrature Phase Shift Keying fSOPSK) 
2.2.2(a) Theory of Operation. To explain the operation of 
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Fig.2.9 SQPSK Modem Configuration 
The incoming data stream in polar NRZ format and at bit 
rate fb = 1/Tb is divided by the parallel-to-serial 
converter into two streams, each of symbol rate f 9 = fb/2. 
The symbols are also in polar NRZ format, and have a peak-
to-peak amplitude of 2A volts. The lower channel, denoted 
the Q-Channel, symbols are delayed by one-half a symbol 
period (i.e. a bit period) with respect to the upper 
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Fig.2 .. 10 Typical I- and Q-Channel Waveforms for SQPSK 
It is clear that the symbol duration is twice that of the 
The transmitted waveform is corrupted by AWGN in the 
channel. At the receiver, the signal is powersplitted into 
two channels; the upper channel is multiplied by a locally 
generated carrier which is phase-locked to the transmitter 
carrier we, while the lower channel is multiplied by the 
same carrier phase shifted by 90°. The upper channel is 
now denoted the I-Channel, while the lower channel is 
denoted the Q-Channel. The I-Channel IS&D circuit operates 
over the interval ( 0, Ta) , while that of the Q-Channel 
operates over (Tb 1 T0 +Tb). Note that the receiver channels 
are also staggered, and that the symbols are observed over 
a 2Tb (T 0 ) interval before a decision is made. 
The Tb offset between the channels is compensated for by 
inserting a Tb offset delay in the I-Channel. The channels 
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are combined by means of a parallel-to-serial converter 
which yields the output data stream at a bit rate of fb 
Bits/s. 
From the topology of the SQPSK modem, it is apparent that 
it consists of two parallel BPSK modems operating in phase 
quadrature. From this we may conclude that the probability 
of error for each channel is identical and the total 
pro~ability of error is given by [2.4]; 
Pe (SQPSK) = Q(v'2jl) •.. (2.8) 
2.2.2(b) Spectral Efficiency. As was the case with BPSK, 
the baseband pulse shape of SQPSK is rectangular. We 
therefore expect SQPSK to have a si 2 (f-f 0 ) spectrum. 
However, a major difference between BPSK and SQPSK is that 
the symbol length of SQPSK is twice the bit period. This 
means that the main lobe of the PSD extends from f 0 -f 0 to 
f
0
+f 0 • i.e. the main lobe width is 2f .. = fb wide, as 
compared to 2fb wide for BPSK. The PSD is shown in 
Fig.2.11. 
Fig.2.11 SQPSK Power Spectral Density 
For ex: = O Nyquist filtering, we could either filter the 
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baseband symbols with a low-pass filter of cut-off 
frequency f 9 /2 (Hz], or with a band-pass filter at RF with 
a bandwidth of f 0 (Hz]. This enables us to transmit at a 
rate of f 0 B/s through a bandwidth of f 9 = f 0 /2 (Hz]. We 
can therefore deduce that the ideal spectral efficiency of 
SQPSK. is; 
•.• (2.9) 
In practice, spectral efficiencies of 1. 9 B/s/Hz can be 
achieved [2.3]. 
The constellation diagram, as should be expected, consists 
of two BPSK constellation diagrams in phase quadrature. 






Fig.2.12 SQPSK Constellation Diagram 
To conclude the discussion on·SQPSK, mention must be made 
of its related signaling scheme, namely, QPSK. SQPSK is a 
derivative of QPSK, and it was developed in order to 
overcome the spectral deficiencies of QPSK under non-
linear amplification at the transmitter. The timing 
diagram for QPSK is similar to that of SQPSK except that 
the two channels change state at the same instants (they 
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are not "Staggered"). Considering the constellation 
diagram in Fig.2.12, it is apparent that as the two 
channels can both change at the same time, it is possible 
' for the modulator to change from the state "00" to "11", 
or from "01" to "10". This results in the carrier passing 
throu~h the origin of the diagram. i.e. the amplitude of 
the carrier is reduced to zero at certain times. This 
results in the QPSK waveform having 100% AM modulation 
present. 
In practical transmitters, filtering is performed at I.F. 
prior to up-conversion and RF amplification as this 
enables lower Q filters to be used (by definition of Q). 
The effect of filtering on the waveform is .to distort its 
envelope (introduce AM) and' this is exacerbated by the AM 
already present on the QPSK waveform. The RF amplifiers in 
most transmitters (especially on satellite links} are 
often operated in their non-linear region to achieve 
maximum power efficiency. This non-linear amplification 
further distorts the envelope by re-introducing the sharp 
transitions originally removed by the I. F. filters 
(filtering removes the high frequency components of the 
waveform, therefore removing the sharp transitions). The 
net effect is that the filtered sidelobes of the QPSK 
spectrum are regenerated after· amplification, thereby 
increasing the spectral occupancy. 
In SQPSK, the 100% AM is removed by ensuring that only one 
channel at a time can change state. Referring to Fig.2.12, 
one can see that the carrier can only change by ±90° per 
bit time, and not ±180° per symbol time as was the case 
for QPSK. The envelope -of the SQPSK waveform therefore has 
less envelope fluctuation, and filtering followed by non-
linear amplification leads to much lower side lobe 
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·regeneration [ 2. 4]. The error probabilities and Spectra 
for QPSK and SQPSK are identical under linear conditions. 
2.2.3 Continuous Phase-Freguency Shift Keying (CP-FSK) 
2.2.3{a.) Theory of Operation. The generalized block 
diagram for a CP-FSK modulator is shown in Fig.2.13. 
Hod. Index 
Control 
Polar NRZ ---- vco 
Random 
Data 
Fig.2.13 Generalized CP-FSK Modulator 
The incoming bit stream at bit rate f 0 and bit duration T0 
is in polar NRZ format. It is processed by the modulation 
index control circuitry to yield a square wave which 
alternates between two adjustable voltage levels. This 
waveform is applied to the Voltage Controlled Oscillator 
which varie.s its output f:requency between the two 
frequencies set by the control voltage levels. The 
modulation index of the modulator is given by the 
expression; 
h = ... ( 2. 10) 
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where; 
h = FM modulation index 
~f = peak-to peak frequency deviation of VCO 
fb= bit rate of modulating waveform 
Fig. 2 .14 shows the frequency map of the VCO. Note that 
this is not the spectrum of the generated CP~FSK. 
0 
MARK 






Fig.2.14 Frequency Map of CP-FSK Modulator VCO 
The lower frequency, termed the 
selected when the data bit is a 
MARK frequency, is 
"1" , and the higher 
frequency, the SPACE frequency, is selected when the data 
bit is a "0" . It is important to note that since the 
output waveform is generated by one oscillator (the VCO), 
phase continuity is guaranteed at the bit transition 
instants (hence the nomenclature Continuous Phase-
Frequency Shift Keying). The time-waveform for CP-FSK is 
given by the expression; 
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where; 
... ( 2 .. 11) 
A = RMS amplitude of carrier 
we =radian frequency of carrier = (wm+w0 )/2, 
where wm is the MARK frequency and 
we is the SPACE frequency. 
uk = data bit value in polar NRZ format = ±1 
ek = recursive phase constant to ensure phase-
continuity at the bit transitions. 
Note that the term uk( rch/T 0 ) t varies the instantaneous 
frequency between; 
therefore we can say; 
... ( 2. 12) 
Fig.2.14 illustrates this relation clearly. 
There are three values of h which are of particular 
interest; 
(i) h = 1. This is the FSK scheme proposed by Sunde 
[ 2. 5] . l;t has not found widespread acceptance 
as its spectrum has two undesired properties, 
namely; 
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I There are two discrete spectral lines in its 
spectrum, which indicate that some power is 
wasted ·transmitting two carriers which 
convey no data; 
The spectrum is wide (the width of the main 
lobe is 3f0 as compared to f 0 for SQPSK). 
(ii) · h = 0. 715. To understand why this particular 
modulation index is of interest, we recall 
equation (2.4) and set; 
p(t) = v2A.cos (we - bw/2)t i.e. the MARK pulse 
and 
q(t) = v2A.cos (we + 6w/2)t i.e. the SPACE pulse, 
remembering that ~w = 2rr.h/T0 (equation 2.12). 
To minimize the probability of error Pe, we 
must maximize the abscissa of the Q function in 
equation 2.4. This implies that the Epq term in 
the numerator must be maximized subject to h. 
We have; 
J
T0 = p(t).q(t) dt 0 . 
. .. ( 2. 13) 
The intermediate steps of the calculation may 
be found in [ 2. 2]. In practice, the carrier 
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frequency is much larger than the bit rate 
hence the right-hand term in 2.13 may be 
ignored. Equation 2.13 then reduces to; 
... ( 2. 14) 
This function is plotted in Fig.2.15. 
1·0 
-0·217 
Fig.2.15 Epq vs Modulation Index 
The minimum value of Epq is -0. 21 7 and this 
occurs when 6fTb = h = 0.715. We also have that 
EP = Eq = E since the pulse amplitudes are the 
same. This results in an error probability of 
Pe(CP-FSK, h=0.715) = Q(vl.217µ) ... ( 2. 15) 
which is a 0.85 dB·impr6vement over orthogonal 
FSK [ 2. 4]. 
(iii) h = 0.5. This is MSK by definition and will be 
discussed in section 2.2.4. 
In the preceding discussion, no mention was made of the 
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demodulator structure for CP-FSK. This was deliberate as 
it is not generally possible to construct coherent 
receivers for arbitrary h values, only for h being one 
half, integers, and integers plus one-half [ 2. 6]. It is 
far simpler to demodulate CP.-FSK by means of discriminator 
detection [2.7], but then the phase information contained 
in the carrier is lost (with the subsequent degradation in 
error performance). The results presented in [2.7] suggest 
that the optimum value for h on wideband channels lies 
between 0.7 and 0.8. 
2.2.3(b) Spectral Efficiency. The Power Spectral Densities 
for the cases h = 0.5, 0.7, 1.3, and 1.6 are plotted in 
Fig.2.16 [2.4). 
Note that the bandwidth occupancy increases with 
increasing h, hence it is desirable to choose the smallest 
h value which meets our requirements. Another important 
feature of the spectra is their (f-f0 )- 4 rolloff for large 
offsets from the carrier, as compared to the ( f-f 0 )- 2 
rolloff of the BPSK and SQPSK spectra. The reason for the 
more rapid rollof f is inherent in the continuous phase 
nature of the CP-FSK waveform. The BPSK and SQPSK schemes 
allowed for abrupt changes in carrier phase, whereas the 
CP-FSK scheme gradually changes the carrier phase over a 
bit time while preserving phase continuity at the bit 
transition boundaries. This aspect of CP-FSK will be more 
fully discussed in section 2.2.4. 
The results presented in Oetting's paper [2.3], indicate 
that CP-FSK with a modulation index of 0.7 has an 
achievable spectral efficiency of 1 B/s/Hz, while a 
modulation index of 1.0 (Sunde's FSK) has a typical 
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Fig.2.16 Power Spectral Densities for CP-FSK 
With Different Modulation Indices [2.4] 
2.2.4 Minimum Shift Keying (MSK) 
2.2.4(a) Mathematical Definition of MSK. We begin by 
recalling equation (2.10) and setting h = 0.5. This 
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·immediately tells us that the frequency map for MSK 
consists of two frequencies spaced by; 
Af = 0.5f 0 ... ( 2 .·16) 
i.e. the MARK and SPACE frequencies are spaced by one-half 
the bit rate. Following the constraint set by Sullivan 
[2.8], · we choose the apparent carrier frequency (the 
arithmetic ·mean of the MARK and SPACE frequencies) to be 
an odd multiple of the shift frequency (the shift 
frequency is the peak deviation of the carrier from its 




where N is an odd integer • • • ( 2 • 1 7 ) 
For an IF frequency of 70.144 MHz and a bit rate of 2.048 
Mbps, we have N = 137, and the MARK frequency is given by; 
fm = f 0 - l::i.f /2 
= 70.144 - (0.5)(0.5)(2.048) [MHz] 
= 69.632 MHz. 
The SPACE frequency is given by; 
f 9 = f 0 + l::i.f /2 
= 70.656 MHz. 
Now setting h = 0.5 in equation (2.11), we obtain; 
SMsK(t) = cos (w0 t + ukrrt/2T0 + 8k) 
kT 0 $ t $ (k+l)T0 
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... ( 2. 18) 
where e~, the recursive phase constant, is calculated 
from; 
... ( 2. 19) 
To calculate the phase shift that occurs over a single bit 
·period, we first substitute t = 0, then t = Tb in the 
argument of the cosine term in equation (2.18) and obtain 
their difference. we.set uk = 1, and this yields; 
0(t=O) = ek 
and 
Subtracting, we obtain 0(t=Tb) - 0(t=O) = ~e 
We can now see that uk = 1 has imparted an additional 
phase of +90° on the carrier, and it is just as easily 
shown that uk = -1 retards the carrier by -90° over a bit 
period. Using this result and equation (2.19), we can 
sketch the additional phase trellis diagram for MSK (by 
additional it is meant that the term we: Tb due to the 
carrier centre frequency is neglected, as it is invariant 
to the bit stream). Fig.2.17 shows such a phase trellis 









Fig.2.17 MSK Phase Trellis Diagram 
2.2.4(b) Calculation of MSK Error Probability. MSK, by 
definition, is an orthogonal signaling scheme. That is, EP 
= Eq = E, and Epq = 0 as was discussed in section 2.1.2. 
Sullivan's constraint (equation 2.17) guarantees this, and 
this can be shown to be true as follows; 
For two sinusoids to be orthogonal over a period T0 , one 
must have a frequency mf 0 and the other nf 0 , where m<>n, 
and they are both integers [2.2]. If we let f 0 equal the 
shift frequency ( D.f/2), then for the MARK and SPACE 
frequencies we have chosen we have; 
fm = (136)f 0 
and 
f 9 = (138)f 0 • 
We can therefore conclude that the MARK and SPACE 
frequencies chosen guarantee that the MSK generated will 
be orthogonal. 
To calculate the error probability of MSK, we use equation 
(2.4) with EP = Eq = E, and Epq = O, giving; 
Pe= Q(v[2E/2NJ) = Q(Vil) 
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... (2.20) 
It would thus appear that MSK is at a 3 dB disadvantage in 
error performance compared to antipodal signaling (i.e. we 
would need to double the average energy per bit-to-double 
sided noise density ratio µ in order to obtain the same Pe 
as BPSK. or SQPSK). 
However, in the calculation of Pe for MSK, it was 
.· impl"icitly assumed that symbols are observed over a single 
bit pe~iod Tb before a decision is made. This is not the 
maximum time of observation available to us, however. By 
virtue of the fact that MSK is a continuous phase scheme, 
the phase in the succeeding bit interval is dependent on 
the prior bit (this is seen in the phase trellis diagram 
in Fig. 2. 17). It will be shown in section 2. 2. 4 ( c) that 
the MSK waveform may be decomposed into two quadrature 
channels, analogous to the SQPSK scheme. We recall that 
the symbols in the I- and Q-Channels in the SQPSK receiver 
were observed over a symbol period T0 = 2T0 • It is 
therefore clear that we may observe the MSK symbols over 
twice the bit period, thus doubling the observed energy. 
Were MSK to be demodulated in this manner, the probability 
of error becomes; 
This 
such 
Pe(MSK) = Q(v[4E/2N 0 ]) 
= Q(v'2µ) . . . ( 2 . 2 1 ) 
performance is identical 
as BPSK and SQPSK on 
to the antipodal schemes 
linear, infinite bandwidth 
channels. It is not, however, the optimum performance 
achievable with coherent CP-FSK schemes. Interesting 
correspondence [ 2 .10, 2 .11] suggests that h = 0. 67 and a 
4Tb observation interval offers a O. 8 dB advantage over 
MSK. Note, however, that coherent receivers for CP-FSK 
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with modulation indices unequal to multiples of O. 5 are 
difficult, if not impossible to construct. MSK is 
therefore a compromise. between excellent noise performance 
and receiver complexity. 
2. 2. 4 { c) Reduction of MSK to SOPSK Format. It will be 
shown here that MSK is very similar to SQPSK, and this 
enables us to use the knowledge gained' in the study of 
SQPSK to further understand the operation of MSK. 
It can be shown [2.4,2.12] that the expression for MSK in 
equation (2.18) can be decomposed into the form; 




cos (rrt/2T0 ) = 
sin (rrt/2T0 ) = 
WC = 
- y 0 (t).sin (rrt/2T0 ).sin (w0 t) 
for kT0 ~ t ~ (k+l)T0 
I-Channel symbol polarity ( ± 1, 
Q-Channel symbol polarity 
I-Channel symbol weighting 
Q-Channel symbol weighting 
carrier frequency as described 
... ( 2. 22) 
NRZ format) 
previously. 
It is clear that the MSK waveform has been decomposed into 
two quadrature channels, one staggered relative to the 
other by a bit period (this is· seen from the fact that the 
I-Channel symbol is cosinusoidal, while that of the Q-
Channel is sinusoidal). Note that the symbol duration is 
Ts = 2T0 as was mentioned in the previous section. The one 
major difference between MSK and SQPSK is the shape of the 
symbols: SQPSK has rectangular symbol weightings. This has 
a major impact. on the difference. be.tween. the two. schemes' 
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power spectra. 
2.2.4(d) Generation of MSK. The form of equation (2.22) 
suggests what is termed the Parallel generation of MSK 
(there are two parallel channels operating in phase 
quadrature). Such a modulator implementation is shown in 
Fig.2.18. 
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Fig.2.18 Parallel MSK Modulator [2.13] 
The incoming bit stream at bit rate f 0 = l/T0 and in polar 
NRZ format is split into two parallel streams, each at 
symbol rate f 0 = l/T0 = f 0 /2. The upper stream is denoted 
the I-Channel, and the lower. stream is denoted, the Q-
Channel. Both channels are differentially encoded (to 
remove the 180° phase ambiguity at the receiver) prior to 
being weighted by the sin- and cosinusoidal symbols. The 
resultant symbols are then upconverted to the carrier 
frequency and then subtracted to yield the MSK waveform. 
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In practice, this may prove to be a complex method of MSK 
generation, and a simpler implementation is to use the.CP-
FSK visualization of . MSK to generate it. This will be 
further discussed in Chapter 4. 
2.2.4(e) Coherent MSK Demodulation. For coherent, matched 
filter detection of MSK (achieving the noise performance 
of antipodal signaling), it is necessary to generate 
replicas of the MSK · cosinusoidal weighting functions at 
the receiver. The block diagram for de Buda's [2.9] 
clocked matched filter receiver is shown below. 
( 1• 
MS K 1 F ..-'---'~ 





















Fig.2.19 Coherent MSK Demodulator [2.13] 
Data Output 
In order to produce the weighting functions at the 
receiver, it is necessary to recover the MARK and SPACE 
frequencies from the received spectrum. It will be shown 
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later that the MSK spectrum contains no di~crete spectral 
components (making it an efficient signaling scheme), and 
so a non-linear operation (squaring) is necessary to 
regenerate these frequencies. In fact, by squaring the MSK 
signal, the two spectral lines 2f~ and 2fe appear out of 
the continuous spectrum. APPENDIX A shows mathematically 
how this arises. The squared spectrum is actually Sunde's 
FSK (with h = 1) as . the frequency· doubling· effectively 
doubles the MSK modulation index to 1. 0. A plot of the 
squared MSK spectrum is to be found in Fig.5.3. 
The two spectral lines at 2f~ and 2f.. are extracted by 
means of Phase-Locked Loops (PLL's), and because they are 
squaring loops, they perform a divide-by-two operation on 
the input frequencies, yielding f~ and f 9 • The signals at 
2f~ and 2fa are used to recover the symbol rate clock. 
We have the signals ±cos 2rrf~t and ±cos 2rrfst extracted by 
the PLL' s with which the weighted quadrature carriers 
cos (rrt/2T0 )cos (wet) and sin (rrt/2T0 )sin (wet) must be 
generated. Notice ·the ± sign ambiguity present on the 
extracted MARK and SPACE frequencies. This is inherent in 
any system where the frequency undergoes a divide-by-two 
operation. This is overcome by differentially encoding the 
data at the modulator and differentially decoding the 
recovered data at the demodulator. 
Adding the MARK and SPACE waveforms yields; 
(±cos 2rrf~t) + (±cos 2rrf 9 t) 
and recalling that f~ = fe - 1/4T0 , and f 9 = fe + 1/4T0 , 
we get; 
-37-
Using the simple trigonometric relation cos ( cx:+J3) +cos ( cx:-J3) 
= 2.cos (cx:).cos(/3) the expression reduces to; 
Similarly, subtracting the MARK. and· SPACE waveforms 
· yields; 
We recognize these waveforms as the I- and Q-Channel 
phasers generated at the modulator. A photograph of these 
phasers is shown in Fig.5.21. In order to downconvert the 
MSK waveform, 'we form the products; 
and 
SMsK(t).So(t) in the Q~Channel. 
We are only interested in the low frequency products (they 
represent the degree of correlation between the received 
and locally generated symbols) and therefore discard the 
higher frequency terms of the product (f ~ f 0 ). 
The I-Channel multiplication yields; 
After low pass filtering, the product becomes; 
... ( 2. 23) 
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Similarly, the Q-Channel product becomes; 
... ( 2. 24) 
These waveforms are raised cosine waveforms which are in 
anti-phase with eachother. They are randomly polarized by 
the Y:r(t) and y 0 (t) symbol polarities assigned at the 
modulator. In the ideal matched filter ·detection of MSK 
· the waveforms would each . be integrated over a 2Tb period 
and a ~ecision made. However, it will be shown in section 
5.6 that IS&D circuits are not necessary, and that the 
low-pass waveforms may be directly sampled at maximum eye 
opening and a decision made as to the symbol polarity. 
When this is done, a small degradation in noise 
performance is incurred, but it greatly simplifies the 
receiver circuitry. 






Fig.2.20 I- and Q-Channel Eye Diagrams 
It is seen that the I- and Q-Channel eyes are in phase 
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/ 
quadrature ~nd that each channel yields one-half the 
transmitted bits. The falling edge of the symbol rate 
clock ( f"' = 1/2T0 ) as shown can be used to sample !-
Channel at maximum eye opening, while the Q-Channel could 
be sampled on the rising edge of the clock. 
The bit rate clock is obtained from the 2fm and 2fa 
frequencies by the relation; 
... ( 2. 25) 
We can therefore obtain the bit rate clock by mixing the 
2frn and 2f"' frequencies and low pass filtering the 
product. The symbol rate clock is then obtained by 
dividing the bit rate clock by 2. As mentioned before, the 
recovered symbol rate clock is used to sample the I and Q 
eyes, as well as to drive the channel differential 
decoders and parallel-to-serial converter. 
2. 2. 4 ( f) Spectral Efficiency. The derivation of MSK's 
power spectral density is complex and part of its 
derivation is to be found in [2.12]. The PSD is given by; 
... ( 2. 26) 
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Fig.2.21 MSK and SQPSK Power Spectral Densities [2.12] 
The two important differences between the PSD's of MSK and 
SQPSK are; 
The main lobe width of MSK is l.Sf0 , which 
is 50% wider than that of SQPSK (which is 
l.Of0 wide). 
The PSD of MSK falls off as an inverse 
fourth power of offset frequency from the 
carrier, while SQPSK falls off as an inverse 
square power. 
Both differences can be explained in terms of the baseband 
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pulse shapes of the schemes. MSK uses sinusoidal symbols, 
while SQPSK uses rectangular symbols. Intuitively, one can 
se~ that the sinusoid has more continuous derivatives than 
the rectangle. This implies that it is smoother than the 
rectangular waveshape, hence more power will be 
concehtrated in the lower frequency region of the spectrum 
(hence the. rapid spectral rollof f) . An interesting 
correspondence [ 2 .14] provides a simple proof that any 
·baseband pulse shape satisfying the same conditions as MSK 
does (i.e. symmetric etc.) will always have a wider main 
lobe than that of a rectangular pulse of the same 
duration. There clearly exists a trade-off between pulse 
smoothness (which· sets the main lobe width) and rate of 
spectral rollof f. In closely packed radio channels, MSK 
may well be at a disadvantage relative to SQPSK which has 
a narrower main lobe width [2.12]. 
A plot of out of band power ( P0 b) vs offset from the 
carrier for MSK and SQPSK is shown in Fig. 2. 2 2. P ob is 
defined to be; 
I 
B . 
P0 b = 1 - { GMsK(f) df 
-B 
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Fig. 2.22 Plot of P00 for MSK and SQPSK [2.12) 
MSK contains 99% of its power within a bandwidth of l.15f 0 
[2.13], thus for a bit rate of 2.048 MBps, the 99% power 
bandwidth is 2.36 MHz. In order to increase the spectral 
efficiency of MSK, Nyquist filtering may be applied. Note, 
however, that the pulses now being filtered are half 
sinusoids, not rectangular as was the case with SQPSK, so 
the aperture equalizer transfer function has to be the 
inverse of the cosinusoid Fourier transform. The transform 
is derived in [2.15], and the resultant composite Nyquist 
filtering transfer function is given in [2.16] as; 
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cos (rrf/f-,,,) 
H( f) = ~[l - sin (rr/2oc)(2f/fs l)] 
0 
1 - ( 2 f I fa ) 2 
cos (rrf/f.,.) 
$ (l+oc)f.,./2 
... ( 2. 27) 
The transfer functions of H(f) for various values of oc are 
plotted in Fig.2.23. 
•.•-.-.,...----.,...----..,.-..,.-----,...---~----. 
Fig.2.23 Nyquist Filtering for MSK (2.16] 
For oc = 0, the spectrum is constrained to a bandwidth of 
f.,./2 + f.,./2 = fa (recall that the RF bandwidth is twice 
the baseband bandwidth). We can therefore conclude that 
the maximum spectral efficiency of MSK is; 
... ( 2. 28) 
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The filtering need not be Nyquist filtering, and Chebyshev 
filters, for exampl~, may be used [2.17]. On~ must expect 
a certain amount of performance degradation, but this may 
be minor when compared to the simplicity of the non-
Nyquist filtering. 
To conclude the discussion on the theory of MSK, a sketch of 
its constellation diagram is shown in Fig.2.24. 
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Fig.2.24 MSK Constellation Diagram 
As one should expect, the constellation diagram is similar 
to that of SQPSK, but note that the points lie on the four 
quadrant axes (this is to be expected if one observes the 
phase trellis diagram in Fig. 2 .17). The points are Gray 
coded (each point corresponds to a symbol i.e. 2 bits), and 
this is in agreement with the fact that the carrier can only 
shift by ±90° during a bit period. As a result of its CP-FSK 
properties, MSK has a constant envelope, and this results in 
the locus of the carrier in the constellation diagram being 
circular. This constant envelope property is desirable in 
situations where non-linear amplification of the carrier is 
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performed. Note that as a consequence of the Gray coding, a 
symbol error only results in a single bit error (as opposed 
to 2 bit errors were the coding not Gray). The probability 
of a bit error is thus one-half the probability of a symbol 
error. This fact should be borne in mind when viewing MSK as 
an M-Ary PSK scheme (where one always calculates in terms of 
symbols, not bits). 
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CHAPTER 3 
THE PERFORMANCE OF MSK UNDER NON-LINEAR CONDITIONS 
3.1 INTRODUCTION 
All the properties of MSK derived in the· previous chapter 
were for an ideal MSK modem operating under linear filtering 
(where applied), and with no distorting elements between the 
modulator and demodulator. 
We know that the real world is different from these 
idealized conditions, and so it is necessary to study the 
effects that typical real world imperfections have on the 
performance of MSK. The imperfections to be studied are; 
(a) The effects of bandlimiting, then hard-limiting on 
the spectrum and error performance of MSK. Such a 
situation arises when MSK is band constricted then 
amplified in a non~linear manner (for example, by 
a Travelling Wave Tube or ILA operating at only a 
few or zero dB backoff). The reason for operating 
the amplifiers in their non-linear region is that 
they perform at their highest efficiency here, and 
High Power Amplifier (HPA) linearizers are costly, 
and consequently, are sometimes not used. 
(b) The effects of modem imperfections on the error 
performance of MSK. A major factor in 
determining the quality of the modulator is the 
degree to which it approximates a true MSK 
generator. A measure of this is how closely the 
modulation index is kept to its nominal value of 
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0. 5. A deviation from this value will result in 
performance degradation and an analytical 
investigation · into the effects of incorrect 
modulation index will be presented. 
3.2 THE EFFECTS OF BAND- AND HARD-LIMITING ON THE MSK 
SPECTRUM 
In practice, it is desirable to perform bandlimiting on the 
modulated spectrum at IF, rather than at RF frequ~ncies. The 
reason is that as the IF frequency is lower than that of RF, 
the centre frequency-to-bandwidth ratio (i.e. the Q of the 
filter) is smaller for the IF filter than for the RF filter. 
It is therefore an asset of a modulation scheme to be as 
unaffected as possible after bandlimiting then non-linear 
amplification at RF. Fig.3.1 shows a simple baseband 
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Fig.3.1 A Baseband Model of a Non-Linear MSK System [3.1) 
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In this model [3.1], the pre-limiter filter F 1 (which 
performs the main bandlimi ting at IF) is ,a 4-pole O. ldB 
ripple Chebyshev filter ·Of 3dB bandwidth B Hz. The limiting 
amplifier produces a constant output envelope with no phase 
shift from input to output. This is an accurate model of 
ILA' s used in terrestrial microwave links. The output RF 
filter (F 2 ) is modeled as an ideal brick-wall filter of 
linear phase and having 50% excess bandwidth (the sharp cut-
off can only ·be approximated in practice). The input filter 
of the receiver, F 3 , is such · that it presents a Raised 
Cosine spectrum of 50% excess bandwidth at the decision 
threshold input (i.e. oc = 0.5). This model was implemented 
on a computer and the results were obtained by simulation. 
Plots of the. spectrum of MSK for the following cases are 
shown in Fig.3.2. 
(a) The case with no filtering and no hard-limiting. 
(b) Filtering with BT0 = 1 (i.e. the prelimiter 
filter with B equal to the bit rate). 
(c) Filtering with BT0 = 1, then hard-limiting. 
(d) Filtering with BT0 = 0.75 
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Fig.3 .2 Plot s o f MSK Spectra [ 3.1 ] 
The f ollowing features sho u ld be noted; 
(a ) I n t he u nf i l tered, non hard-limited case, t he firs t 
sidelobe o f MSK i s a pproxima t ely 22dB down from the 
peak o f the ma in lobe . 
(b) After fi ltering with BTb = 1 , the first sidelobe is 
attenuated t o 4 3dB bel ow t he ma in lob e, but i t is 
partially r estor ed af ter hard-l imiti ng to 27dB below 
t he main lobe . 
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( c) After filtering with BTb = 0.75, the first sidelobe is 
·attenuated to 51dB below the main lobe, but is 
partially restored to 24dB below after the hard-
limiting. 
(d) In all the cases above, the main lobe of MSK is·nearly 
fully restored after hard-limiting. 
One can 
restores 
therefore conclude that 





bandlimited. The authors of [3.1) also give results for QPSK 
and SQPSK, and these show that the sidelobes of QPSK are 
nearly fully restored to their unfiltered levels after the 
hard-limiting (the reasons for this were discussed in 
section 2.2.2(b)). SQPSK is shown to perform very similarly 
to MSK (i.e. much better than QPSK), and this is due to both 
schemes' bit period offset between the I- and Q-channels. 
The fact that the main lobe width of MSK is 50% wider than 
that of SQPSK may count against it in situations where RF 
filtering is difficult to implement and the RF emission mask 
is narrow (recall that the main lobe of MSK is nearly fully 
restored after hard-limiting). In such situations, SQPSK may 
be the most suitable scheme [3.1]. 
An interesting insight into MSK's behaviour under the. 
conditions described above (band- and hard-limiting) is 
given in [3.1]. Fig.3.3 shows the I- and Q-Channel symbols 
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Fig.3.3 MSK I- and Q-Channel Diagram 
One .can see that the effect of filtering the MSK waveform is 
to smoothe out the hard transitions, such as those in the 
time interval (t 1 ,t2 ) in the I-Channel. The reason for the 
smoothing is that the filtering removes the high frequency 
components of the waveform, thereby eliminating the sharp 
transitions. This, in effect, reduces the spectral occupancy 
of the waveforms which is the reason for the filtering 
function. 
Recalling that the hard-limiter produces a constant output 
envelope, we can deduce that the vector sum of of the output 
I- and Q-Channel waveshapes must always be constant. This 
criterion is always satisfied when MSK is unfiltered (by 
definition of MSK, it is a constant envelope scheme), thus 
without pre-filtering, hard-limiting does not affect its 
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s~ectral qualities. However, it was shown above that pre-
filtering modified the symbol shapes (it smoothed them), so 
the vector sum of of the I-and Q-Channel symbols at the 
limiter input is no longer constant. One must therefore 
expect the hard-limiter to affect the MSK spectrum. 
Considering the midpoint of the time interval (t 11 t 2 ), we 
see that the filtered I-Channel should be at zero but it is 
not (due to the smoothing_ function of the filtering). At 
this instant, the Q-Channel symbol is at its greatest 
negative excursion. This yields a vector sum which is 
greater than that permitted at the hard-limiter output. The 
limiter therefore has to distort the output symbols (by 
reducing their amplitudes). Observing the waveforms of the 
hard-limiter output, one can see that some sharpness in the 
symbol transitions has been re-introduced. This results in 
the symbols having a greater high frequency content, causing 
the partial restoration of the sidelobes. 
It should be intuitively clear that were the symbols not 
offset from eachother (such as in the case of QPSK), then 
the situation is far worse as then both symbols could pass 
through zero at the ·same instant, resulting in severe symbol 
distortion at the hard-limiter output. 
3.3 THE EFFECT OF BAND- AND HARD-LIMITING ON MSK ERROR 
PERFORMANCE 
The result of band- and hard-limiting of the MSK waveform is 
to distort the symbol waveshapes. This effect was discussed 
in the previous section. It is clear that since the symbols 
undergo distortion, then there is a mismatch between the 
received symbols and their stored replicas at the receiver. 
This, coupled with the fact that filtering removes some of 
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the signaling energy results in degradation of the modem 
error performance. 
Fig.3.4 shows the results obtained in [3.1], for the system 
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Degradation Due to Filtering on MSK 
and SQPSK [3.1] 
For BTb products greater than 0. 8, the degradation due to 
the filtering and hard-limiting is minor (<0.3 dB), but it 
then increases rapidly, and for BTb = 0.5 (bandwidth equal 
to the double sided Nyquist bandwidth) the degradation is 
2dB for MSK. Note that for greater bandlimiting than this, 
the performance of SQPSK is better than MSK. The reason is 
that since the main lobe of MSK is wider than that of SQPSK, 
it is more sensitive to bandlimiting than SQPSK, and at some 
point (when BTb :::::: 0. 5) the performance of MSK degrades 
rapidly because a significant amount of energy is being 
filtered away. 
The curves of Fig.3.4 may prove to be somewhat optimistic in 
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practice, as the filtering used guarantees that an oc = 0.5 
Raised Cosine spectrum is present at the decision threshold 
input. Some authors realized their channel filtering by 
means of 7 Pole, O.ldB ripple Chebyshev filters [3.2,3.3]. 
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Fig.3.5 Noise Performance Degradation 
of MSK and SQPSK After Chebyshev Filtering 
and Hard-Limiting [3.2]. 
These results show that for Pe = 10- 4 , a point is reached 
(BT0 = 1.1) where the MSK and SQPSK curves intersect. Note 
that the degradations shown in these curves is more severe 
than those in Fig. 3. 4, and this is to be expected as the 
filtering is non-Nyquist, and neither are the filters phase-
equalized. 
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3.4 THE EFFECTS OF INCORRECT MODULATION INDEX ON THE MSK 
ERROR PERFORMANCE · 
An exact theoretical analysis of these effects is difficult, 
and simplifying assumptions have to be made. The analysis is 
presented in APPENDIX B. 
It is shown ·in the analysis that an incorrect modulation 
index has the ef feet of an accumulation of phase errors 
which may eventually result in a symbol error. This error 
probability is fixed, and independent of signal-to-noise 
ratio. It therefore represents an upper-bound in performance 
of the modem, and this must be taken into account when 
specifying the modulation index tolerance. 
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CHAPTER 4 
HARDWARE IMPLEMENTATION OF AN MSK MODULATOR 
The basic. block diagram for a coherent MSK modem is well 
known and is given in several papers [4.1,4.2). 
However, the· actual hardware implementation is not well 
document~d, and the hardware development described in this 
chapter and the following one (Chapter 5) is aimed at 
bridging this gap. The modules to be described operate at an 
IF frequency of 70 .144 MHz, and at a data rate of 2. 048 
Mbps. The modules were designed to be versatile and are 
therefore conducive to further development work if required. 
The design of a coherent MSK demodulator is described in 
Chapter 5. 





A Pseudo Random Bit Sequence (PRBS) Generator 
Differential Encoder module 
Level Translation Circuitry (LTC) 
70 MHz Voltage Controlled Oscillator (VCO) 
The modulator block diagram is shown in Fig.4.1. 
-61-
2· 




Fig.4.1 MSK Modulator Block Diagram 
This particular implementation is very. similar to that of 
the generalized CP-FSK modulator shown in Fig.2.13. It was 
decided to follow this implementation as it is simpler than 
the Parallel-type modulator as shown in Fig.2.18. Note that 
the PRBS generator is not strictly part of the MSK 














4.1 DESIGN AND CONSTRUCTION OF MSK MODULATOR MODULES 
4. 1. 1 Pseudo Random Bit Segue nee· ( PRBS) Generator 
The PRBS generator is necessary in order to simulate live 
data traffic for the modulator. It wa~ decided to use a 16 
stage register configuration, and this will later be shown 
to be perfectly' adequate for the chosen data rate. 
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The generalized configuration of a PRBS generator is shown 
in Fig.4.2. 
. I 7 
---.. 1 2 3 4 5 6 7 • . _,, I n. ,, m 
I I 
I 
{l PRBS 0 utput 
'' 
Fig.4.2 Generalized PRBS Generator 
The PRBS generator consists of m registers connected in 
series and clocked at the data rate f 0 (in this instance, 
m = 16 and f
0 
= 2. 04 B Mbps) . The input to the generator is 
provided by the output of an EXOR gate which performs a 
modulo-2 addition of selected taps (m and n) in the register 
chain. 
The maximum possible sequence length of an m-bit register is 
K = 2m-1, and not 2m as the state of all zeroes is not 
permitted (this state cannot be exited). A sequence of 
length K is termed a Maximal Length Sequence, or an m-
sequence. The criterion for a sequence being of maximal 
length is that the polynomial · l+xn+xm be irreducible and 
prime over the Galois field [ 4. 3]. After K steps in the 
sequence, the pattern repeats, so the sequence is not truly 
random. For the given value of m, it is desirable to make 
the sequence be of maximal length. This is guaranteed if we 
take the feedback taps off at n = 4,13,15 and m = .16 [4.3]. 
The sequence length is then; 
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/ 
K = 2 16 - 1 
= 65 535 
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Fig.4.3 Circuit Diagram of PRBS Generator 
The Power Spectral Density of a PRBS is obtained from the 
Fourier transform of its Autocorrelation function (ACF). The 
ACF (given that the output of the generator is unipolar, 
NRZ) is triangular in shape, with width 2T1=,. It has a 
repetition frequency of 1/K. The·PSD is given in [4.4] as; 
p (f) - ~~~ [ -~~~-i~::~~-] 2 
PRBS K f 
2 rr To 
00 




where (form= 16), 
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K = 65 535 
and 
T0 = (2.048 E6)- 1 = 488.28 ns. 
From this.expression, one can see that the spectrum consists 
of a delta function at DC, and a series of delta functions 
spaced by l/KT0 Hz symmetrically about DC; and weighted by 
the si 2 (f) envelope. It is clear from the expression that 
as K ->·oo (i.e. the sequence length becomes infinite), 
the discrete spectral lines merge into a continuous 
spectrum. In our case, the lines are spaced 31.25 Hz apart, 
which is perfectly adequate for our needs [4.4]. The 
measured PSD of the sequence generated by the circuit in 
Fig.4.3 is shown in Fig.4.4. 
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.4o PRBS SPECTRUM 

















\ ~ I 
CENTER -413.7 kHz 




/' . I ~· 
I \ 
~ ~ 
VBW 10 kHz 
MKR A 4. 10 MHz 
-.22 dB 
I 
·( "'\ ,.,,.,, 
( \ f 
' I
SPAN 10.00 MHz 
SWP 3.0 sec 
Fig.4.4 PRBS Spectrum (m = 16) 
Note' that as the PRBS generator output is in unipolar NRZ 
format, no significant spectral lines are present at the 
clock frequency or multiples thereof [4.5]. 
4.1.2 Differential Encoder Module 
In order to remove the 180° phase ambiguities at the 
demodulator (as was discussed in section 2. 2. 4 ( e) ) , it is 
necessary to implement differential encoding at the 
modulator, and differential decoding at the demodulator. 
The differential encoding rule is defined in [4.2] to be; 
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where yE(n) is the present (encoded) bit, yE(n-1) is the 
previous encoded bit and YL(n) i$ the present data bit to be 
encoded~ The symbol 8) represents modulo-2 addition 
(equivalently the EXOR function). Fig.4.5 shows the TTL 







Fig.4.5 Differential Encoder Module 
Note that the coder converts the NRZ-L data bits into NRZ-M 
format, and this does not affect the spectral properties of 
the generated MSK waveform. 
4-. 1. 3 Level Translation Circuitry ( LTC) 
As the modulator VCO will require control voltage levels in 
the continuum (OV,15V), and the Differential Encoder output 
is at TTL levels, the Level Translation Circuitry (LTC) is 
required to interface the two modules. Design specifications 
of the LTC include; 
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Good high speed switching performance (at 2MHz) 
Fast settling time (minimal oscillation) 
·Low output impedance (to achieve a high slew rate) 
Output voltage variable between lV and 14V 
High input impedance voltage Control inputs 
1· TTL compatible input. 




Fig.4.6 Level Translation Function 
The input is in TTL format, while the output is at level Vco 
for OV input, and at level Ve 1 for SV input. One can 
therefore adjust the MARK and SPACE frequencies (and hence 
the modulation index h of the modulator) by varying the high 
impedance control voltage inputs Vco and Vci· The circuitry 
was designed with the specifications outlined above in mind, 












Fig.4.7 Level Translation Circuitry 
The input TTL waveform is squared and buffered by the 74HC14 
Schmitt trigger buffer. A BFY 90 high frequency transistor 
inverts the waveform, and because it operates· in Class-C 
mode, the collector swings between =lV and =15V. T~is stage 
is necessary in order to ensure that the second switching 
transistor will always be operating in Class-C mode, 
irrespective of its collector and emitter voltage levels 
(which are both variable between lV and 14V). 
The collector of . the BFY 90 is coupled via a parallel 
resistor-capacitor network to the base of the second 
switching transistor. The capacitance acts as a speed-up 
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+15V 
capacitor and aids in the faster switching of the second 
transistor [4.3]. Note, in general, the low resistance 
values used in the the circuitry: this is to reduce the RC 
time constants in the circuit and hence increase the 
switching speed. 
The control voltages Vco and Vc 1 are first buffered in the 
two Darlington Emitter-Feedback circuits before being 
applied. to the collector and emitter (respectively) of the 
second switching transistor. The voltages set by the control 
inputs are guaranteed to be the same applied to the 
switching transistor, independent of the VBE drops of the 
Darlingtons or their temperature dependence (z -4mV/°C). The 
high impedance control inputs Vco and Vc 1 are obtained from 
the· wipers of two 10-turn potentiometers connected between 
ground and +lSV. These inputs may be used in a feedback 
system which maintains the modulation index at 0. 5. This 
will be discussed in detail in Chapter 6. 
When the input to the LTC is low (OV), the first transistor 
is OFF, and so is the second~ The output is then provided by 
the 68 Q collector resistor of the second transistor, which 
is supplied by a voltage level Vco (note that the resistor 
is low in value in order to decrease the output impedance of 
the module} . When· the input to the LTC is high ( SV), the 
first trans is tor is ON, and so is the second. The second 
transistor is saturated, hence the output of the circuit is 
z Vc 1 - 0.2V. Note that due· to the asymmetry of the 
the output stage, one expects the rise-time to be shorter 
than the fall-time (the output is active pull-up, and 
passive pull-down). 
The shunt ?2 µF capacitors at the outputs of the Vco and Vc 1 
buffer circuits provide decoupling for extra short-term 
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st~bility, while the +15V Vee supply is also well decoupled. 
The rise-time (with the· VCO connected), was measured to be 
20 ns, while the fall-time was 36 ns. (rise time is defined 
to be the time elapsed between the waveform's transition 
from 10%· to 90% of its final value). These values are 
~ 10% of the clock period which is considered to be 
adequate. The rising edge slew rate was found to be 
+333V/µs, and· the falling edge slew rate was -219V/µs. 
4.1.4 Voltage Controlled Oscillator (VCO) 
The Voltage Controlled Oscillator is required to meet the 
following specifications; 
Good phase noise performance ( <-70 dBc/Hz at 
10 kHz offset). 
Fast response to switching of control input 
i.e. being capable of square wave modulation 
at 2 MHz. 
Tunable, with a design centre frequency of 70 MHz 
50 Q output impedance. 
< 5% AM on output envelope. 
Stable output frequency. 
Linear transfer function. 
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Fig.4.8 VCO Module 
As the output impedance of the Level Translation Circuitry 
is low, its output cannot· be directly' applied to the 
varactor as this will result in severe degradation of the Q 
of the oscillator's tank circuit. The degradation of the Q-
factor manifests itself in the extinguishing of the 
oscillator output, especially at the edges of the modulating 
square wave (this results in 100% AM being present on the 
output envelope). This problem is circumvented by using an 
inductance ( 2 µH in this circuit) to isolate the 70 MHz 
oscillations across the varactor from the low impedance of 
the LTC output. The inductance presents an impedance 
of "" 880 Q to the 70 MHz oscillations, and this provides 
sufficient RF isolation between the modules. The combination 
of the inductance and the varactor capacitance is, in 
effect, an (undesirable) LC resonant circuit, and were it 
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not damped, would introduce ringing on the control voltage 
waveform (thus generating spurious FM modulation). A series 
damping resistance of 270 Q is included, and this provides 
the correct amount of damping (without degrading the slew 
rate) . 
Note that a back-biased (free-wheel) diode is not connected 
across the inductance (it would be there in order to absorb 
any negative-going voltage spikes generated by the edges of 
the modulating square wave). It was found that its inclusion 
resulted in the extinguishing of the VCO oscillations on the 
falling edges of the VCO waveform. The reason for this is 
simple: consider the situation where Vco = 2V and Vc 1 = 6V. 
With Vc 1 being presented to the varactor, its steady state 
voltage is 6V. When the input falls to Vco (2V), the diode 
becomes forward biased and the impedance across the varactor 
becomes greatly reduced (the inductance is effectively 
shorted). The resultant degradation in Q introduces large 
r 
amounts of AM into the VCO output. In practice, it was found 
that the damping resistance removed nearly all of the 
negative spikes, thus making the free-wheel diode 
superfluous. 
It is considered good practice to dampen out the maximum 
possible variation in capacitance achievable by the varactor 
(this is provided that the full variation is not required). 
Doing this reduces the VCO's susceptibility to induced 
noise. The BB 801 varactor used-has a Cmax/Cm~n ratio of 9, 
and this is reduced to 2 by the 7 pF shunt capacitance. 
The centre-tap of the tank circuit inductance provides for 
the Vee supply point. This is normally applied from a 
resistor connected to the positive supply rail (the 
resistance acts as a crude current source). This was found 
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to be inadequ~te as the sharp transitions on the modulating 
waveform cause current surges in the circuit and affect the 
MOSFET' s operating point (causing unwanted AM in the VCO 
output). The MOSFET quiescent current was optimized by 
modulating the VCO with a 2 MHz square wave and observing 
its output on a spectrum analyzer. Were no AM present, the 
resultant Bessel Power Spectrum would be symmetrical about 
the carrier frequency. With AM present, however, destructive 
interference ·occurs on the odd lower sideband spectral 
components as the AM spectrum is even, and the Bessel 
spectrum has the property; 
where Jn(~) is the nth order Bessel coefficient for a 
particular modulation index ~. We can therefore gauge the 
quality of the VCO output by measuring the balance between 
the first order sidebands. The supply current of 3.5 1llA was 
found to give a sideband imbalance of < 0.5 dB, and the AM 
was measured on an oscilloscope to be less than 3. 6%. The 
current is supplied to the VCO by means of a simple one-
transistor current source. 
The output impedance of the VCO is set to be approximately 
50 Q by the Thevenin equivalent reactance of the output 
capacitors. This was done in order to maximize the power 
transfer fFom the VCO to the amplifier stage. 
The VCO output frequency vs control voltage input curve is 
plotted in Fig.4.9. 
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Fig.4.9 Modulator VCO Transfer Function 
Note the non-linear characteristic exhibited by the VCO. 
This is not considered to be serious, provided that the slew 
rate of the modulating waveform is high enough (if this is 
·done, the non-linear characteristic is of no real 
consequence as it is traversed for only a very small portion 
of a bit period). There are methods of linearizing the curve 
if it is so desired, but this is beyond the scope of this 
discussion (all that will be said is that mathematics will 
show that the curve closely approximates a logarithmic 
function, and this can be compensated for by pre-distorting 
the control voltage input). 
One of the design specifications of the VCO was that it had 
to have good phase noise performance (i.e. good short-term 
stability). The measured output spectrum of the VCO for a 
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constant (zero) input voltage is shown in Fig.4.10. 
lP Modulator Phase Noise 
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Fig.4.10 Modulator VCO Phase Noise Measurement 
The method of making phase noise measurements will be 
described in section 5.2.3. The phase noise is found to be 
at a level of -71. 24 dBc/Hz at a 10 KHz offset from the 
carrier. This meets our design specification. 
A photograph of the constructed MSK Modulator is shown in 
Fig.4.11. 
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Fig.~.11 Completed MSK Modulator 
4.2 MSK MODULATOR PERFORMANCE 
The MSK spectrum generated by the modulator is shown in 
Fig.4.12. 
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I. 
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SPAN 10.00 MHz 
SWP 3.0 sec 
Fig.4.12 Generated MSK Spectrum 
Features which should be noted are; 
I The main lobe width is measured to be 3.13 MHz. 
This agrees well with the predicted value of 3.072 
MHz, as predicted in section 2.2.4(f). 
The first sidelobes are ~ 23 dB down from the main 
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lobe level, in good agreement with Feher's results 
shown in Fig.3.2. 
The 99% power bandwidth (as measured on the. HP 
8590A spectrum analyzer) is 2.5 MHz, as compared 
to the value of 2.4 MHz predicted in section 
2. 2. 4 ( f) . For interest, the 3 dB bandwidth was 
found to be 1 . 1 MHz, and the 6 · dB bandwidth was 
1. 7· MHz. 
As was mentioned at the outset of this chapter, the 
circuitry designed is versatile, and the modulator can be 
used to generate CP-FSK waveforms over a wide range of 
modulation indices (the modulation index is easily adjusted 
by varying the Vco and Vci control inputs). These inputs 
also allow for interfacing with a computer via a DAC, if it 
is so desired. 
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HARDWARE IMPLEMENTATTON OF A COHERENT MSK DEMODULATOR 
The blo"ck diagram of a coherent MSK demodulator is shown in 
Fig. 5. 1. 
PLL 
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Fig.5.1 Coherent MSK Demodulator Block Diagram [5.1,5.2] 
Not all these modules will be constructed as some are 
trivial in their implementation. 
considered are; 
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The modules to be 
(1) The Frequency Doubler Module; 
(2) The Phase-Locked Loop Modules; 
(3). Symbol Clock Recovery Modul.e; 
(4) I- and Q-Channel Phaser Regeneration Circuitry 
(Adder/Subtracter Module); 
(5) Coherent Down Conversion Module; 
(6) Detection Filter Module. 
It has been assumed that the received microwave signal has 
undergone downconversion to IF, followed by IF amplification 
and bandpass filtering prior to being applied to the 
circuitry described here. Note that Fig.5.1 is similar to 
Fig.2.19, except for the difference in circuitry after the 
down conversion mixers. In Fig.2.19, there are IS&D circuits 
(which perform matched filter detection on the received 
symbols), whereas in Fig. 5 .1, there are lowpass detection 
filters followed by sampling circuits. This more simple 
implementation will be more fully discussed in section 5.6. 
5.1 FREQUENCY DOUBLER MODULE 
As was discussed in section 2.2.4(e), and shown analytically 
in Appendix A, frequency doubling of the MSK waveform 
results in two spectral lines being produced (one at twice 
the MARK frequency 2frn, and the other at twice the SPACE 
frequency 2fa)• These frequencies are used to recover both 
the symbol rate clock, and the I- and Q-Channel phasers for 
coherent down conversion. 
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.. 
The nominal drive level for this module is 0 dBm. The 
circuit diagram is shown in Fig.5.2. 
+5V 
560 
TO Oownconversion Module 
r 220p To MARK SBL 1 I PLL MSK Input • L +5V 
1 
560 • 
R 220p To SPACE 68 I PLL 
MAR1 
.Fig.5.2 Frequency Doubler Module 
The incoming MSK waveform is powersplitted into two paths by 
means of a trif ilar-wound transformer; One path is connected 
to the Coherent Downconversion Module, while the other is 
used for the frequency doubler. An SBL-1 double balanced 
mixer (DBM) is used to perform the frequency doubling. This 
is accomplished by applying the same waveform (the MSK 
waveform) to the L- and R-ports of the DBM. This effectively 
squares the waveform, resulting in the strong generation of 
the first harmonic. The output is taken at the I-port of the 
mixer, and it is the frequency doubled version of the input. 
As the DBM exhibits a conversion loss of == 7dB, it is 
necessary to amplify the frequency doubled signal. For this 
function, mini-circuits MAR-1 amplifiers are used. There are 
two amplifiers in the circuit: one feeds the 2fm PLL, and. 
the other feeds the 2fa PLL. Fig.5.3 shows the spectrum at 
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Fig.5.3 Spectrum of Frequency Doubled MSK 
The two spectral lines are clearly seen, and they are at the 
frequencies; 
2fm = 2*69.632 MHz = 139.264 MHz 
2fs = 2*70.656 MHz 141.312 MHz. 
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:Note that the· lines are spaced 2. 05 MHz apart (as read off 
from the markers on the plot), and this agrees well with the 
predicted value of 2.048 MHz (equation 2.25). One can also 
see that the · ef feet of the frequency doubling is to widen 
the main lobe to 6 MHz, which shows that MSK has a 50% 
narrower main lobe than Sunde's FSK (h = 1). 
5.2· PHASE-LOCKED LOOP MODULES 
In. order to regenerate the I- and Q-Channel phasors and 
recover the symbol rate clock, it is necessary to extract 
the two spectral lines 2fm and 2fs from the spectrum shown 
in Fig.S.3. 
This may be accomplished by using narrow bandpass filters 
centered at the 2fm and 2fs frequencies, and then amplifying 
the signals. This is not considered to be a satisfactory 
approach for the following reasons; 
Were the Bandpass filters 
bandwidth; the required Q of 
approximately 28000, which 
use of LC filters. 
to be of 5 kHz 
the filter would be 
clearly excludes the 
For the chosen bandwidth above, the modulator 
frequency tolerance would have to be ± 0.0018% 
which may not be easily achievable.· 
A more elegant solution is to use Phase-Locked Loops (PLL's) 
to extract the two frequencies. The advantage of using PLL's 
is that very narrow noise bandwidths may be realized without 
sacrificing the receiver tolerance to frequency 
uncertainties in the received signal (PLL's can be regarded 
as tracking filters). It is desirable to extract the signals 
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while allowing 
bandpass of the 
as little noise as possible through the 
PLL's. This ensures that· the recovered 
carriers· have minimal ·phase noise present, allowing for 
efficient detection. As the theory of PLL's is extensive, 
only the topics relevant to their use in the coherent MSK 
demodulation structure will be discussed. The actual 
hardware implementation will be described, and finally, 
their performance will be evaluated. 
5.2.1 Basic Phase-Locked Loop Theory 
5.2.l(a) Derivation of PLL Transfer Function. The block 
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Fig.5.4 Squaring Loop PLL Block Diagram 




The various gains in the loop are defined as follows; 
Kd = Phase Detector (PD) gain constant [V/rad] 
F(s) = Loop Filter Transfer Function [V/V] 
K0 /s = VCO Gain constant [rad/s/V] 
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The X2 block squares (hence frequency doubles) the VCO 
output frequency, hence explaining the terminology "Square 
Law Tracking Loop" often found in the literature when 
describing the PLL shown in Fig.5.4. The 270° phase 
shifter has an amplitude gain of 1, and we ignore it in 
the derivation of the loop transfer function (its presence 
. . 
will be explained in section 5. 2. 2 ( c) ) . The open loop 
transfer function is given by; 
... (5.1) 
The closed loop transfer function is given_ by; 
CLTF = OLTF/(1 + OLTF) 
therefore the closed loop transfer function H(s) for the 
loop is; 
••. (5.2) 
The loop filter sets both the Type and Order of the loop. 
By Type, it is meant the number of perfect integrators in 
the loop. All PLL's are at least of Type I, as the VCO is 
a perfect integrator (the 1 Is term in its gain constant 
implles that it is an integrator). Were F(s) to be 
implemented by a passive RC f~lter, the loop would still 
be of Type I, as the passive network (always of low-pass 
configuration) does not provide a good approximation of a 
perfect integrator. However, with F ( s) realized with an 
active filter, the Type of the loop would at least of Type 
II (depending on the number of integrators), as the active 
filter provides a good approximation of a perfect 
integrator. The order of the loop is determined by the 
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d~gree of the denominator polynomial of the closed loop 
transfer function. F(s) is often approximated be means of 
an·active filter to be; 




This is the classic lag-lead filter, and. it has a pole at 
·DC (provided the open loop gain of the op'.'""amp is high), 
and a. zero at s = -l/T2 . Substituting (5.3) into (5.2) 
yields; 
2K 0 Ka(ST 2 + l)/T 1 
H(s) = -----------------------------s2 + 2K 0 Ka(T 2 /T 1 )s + 2K0 Ka/T 1 
••• (5.4) 
It is clear that this choice of F(s) gives a second order 
(and Type II) loop transfer function. Second order PLL's 
are often used in synchronization structures. The reasons 
are that they are simple to implement, and for step 
changes in input frequency, show only a small residual 
phase error (this is important in coherent schemes as the 
carrier must be accurately extracted). The form of 
equation ( 5 . 4 ) is the classic second order low pass type, 
from which the damping factor :S and natural frequency (wn) 
may be inf erred to be; 
2'Swn = (2K 0 K0 T2)/T1 ••• (5.5) 
wn 2 = 2K 0 Kc1/T1 ••• (5.6) 
It is common practice to set the damping factor to 0.707. 
This reflects a compromise between the transient response 
speed, and overshoot of the·PLL to step changes in phase 
inputs. Substituting equation (5.6) into (5.5), and using 
5 = 0. 7 0 7, we get; 
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... ( 5. 7) 
and 
... ( 5. 8) 
By measuring the loop parameters K0 and Kd, and specifying 
the loop natural frequency, we can determine the two time 
constants i: 1 and T 2 in the loop· filte·r. The open loop 
trarisfer furiction is plotted in Fig.5.5. 
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Fig.5.5 PLL Open Loop Transfer Function [5.3] 
One can see that the initial -6 dB/octave slope due to the 
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VCO (recall that the VCO gain constant contains a 1/s 
term) is increased to -12 dB/octave at a frequency of 
l/AT
1 
(rad/s), where A is the DC gain of the loop filter 
(this is typically a very large number, so the breakpoint 
is close to DC). After this pole, the phase response of 
the lbop approaches -180°. At a radian frequency of l/T 2 , 
the zero introduced by the loov filter decreases the slope 
to -6 dB/octave, and the loop phase approaches -90°. To 
allow for ·comfortable phase margin, the zero must be 
placed so that the unity gain point of the open loop 
transfer function is reached when the phase of the loop is 
less than 135° (i.e. 45° phase margin). The Amplitude 




Fig.5.6 Loop Filter Transfer Function [5.3] 
The loop filter (because it is active) has a DC gain of 
F(O). To ensure good tracking performance, F(O) should be 
made as large as possible. The high frequency gain of the 
filter can be seen from equation (5.3) to be F(ro) = T2 /T 1 • 
With these definitions in mind, two important loop gains 
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are defined; 
Kv- - 2K 0 KctF(O) ••. (5.9) 
and 
... · ( 5. 10) 
We now proceed to discuss four loop parameters which are 
of interest to the PLL designer. 
5.2.l(b) Pull-in Limit (6wnx)• When the PLL is switched 
on, the free running frequency of the VCO will rarely be 
in agreement with the input signal frequency. The output 
of the phase detector will therefore be a beat note, equal 
in frequency to the frequency difference between the VCO 
and input frequency. An important property of the beat 
note is that it contains a DC component. This arises from 
the fact that the beat note itself frequency modulates the 
VCO, thus generating a Bessel spectrum with line spacings 
equal to the modulating frequency (the modulating 
frequency is the frequency difference between the VCO and 












at input signal 
frequency 
VCO 1no FM) 
FM sidebands SPaced t.w 
t t 
VCO (with FM) 
Fig.5.7 Spectra Generated During Pull-in [5.3] 
One can see that one of the generated FM spectral 
components is at the same frequency as that of the input 
signal. The output of the phase detector therefore has a 
DC component due to the self-mixing of this frequency. 
This DC level is integrated by the loop filter, and the 
resultant voltage is applied to the VCO control input. 
This pulls the VCO frequency towards the input signal 
frequency by the phenomenon known as Pull-in. Note that 
since the loop filter attenuates the beat note to some 
extent, the maximum initial frequency difference between 
the VCO and input frequency fo~ which the PLL will pull-in 
is partly determined by F(oo). This maximum frequency limit 
is termed the Pull-in Limit (~Wpr), and is given in [5.3] 
as; 
(rad/s] . . . ( 5 . 1 1 ) 
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To make AwPI as large as possible, it is desirable to make 
the DC gain of the loop F(O) large. The time taken for the 
loop to pull-in for an initial frequency offset of ~f, and 
loop noise bandwidth BL (with '5 = · 0. 707) is termed the 
Pull-in time, and is given by; 
' [ s] ... ( 5. 12) 
The loop noise bandwidth BL is related to the loop natural 
frequency wn by the expression; 
BL= 0.53wn [Hz], with~= 0.707 ... ( 5. 13) 
As was mentioned previously, it is desirable to make BL as 
small as possible (to limit the amount of phase noise), 
hence the pull-in time can be quite large in practice. The 
phenomenon is also unreliable, so it is often the case to 
construct frequency ?Cquisition aids for PLL's [5.3). 
5. 2. 1 ( c) Lock-in Range ( t:, Wr ) • This is the range of 
frequencies (which is smaller than the Pull-in Limit), for 
which the PLL will fall into lock without slipping cycles 
(the output of the VCO is merely a phase transient). This 
Lock-in phenomenon is very rapid, and an approximation for 
its value is given in [5.3] as; 
[rad/s] ... (5.14) 
It will be shown shortly that for small noise bandwidths, 
F(oo) is a small number ( <<l ), so the Lock-in range is 
much less than the Pull-in Limit. 
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5.2.l(d) Hold-in Range (~wH). Once the PLL has acquired 
lock, there is a range of frequencies, the Hold-in Range, 
over which the PLL will track the input signal without 
losing lock. The limit set on the Hold-in range is 
determined by which loop components (PD or loop filter) 
saturates first. It should be borne in mind that as the 
input frequency varies, the phase detector output has to 
vary in order to adjust the VCO frequency to agree with 
the input frequency. The phase detector has a maximum 
output limit of a few hundred millivolts (for diode ring 
PD's) and this sets the Hold-in range. Based on this fact, 
[5.3] gives the Hold-in range as; 
[rad/s] ... ( 5. 15) 
Since F(O) has already been specified as large ( >>l ), it 
is clear that the Hold-in range is large (typically 
several MHz, but this is dependent on the frequency range 
of the VCO). 
5.2.l(e) Pull-out Frequency (Awno)· With the PLL in lock, 
there is a maximum permissible step in input frequency 
which will not result in the PLL losing lock before re-
acquiring it. This maximum frequency step is termed the 
Pull-out frequency, and is given in [5.3] as; 
= 3.073wn. [rad/s] ... ( 5. 16) 
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5.2.2 Design and Construction of the PLL Modules 
As the two PLL' s use'd in the coherent demodulator lock 
onto the 2f= and 2fs spectral lines, and it is necessary 
to use the f= and f 0 frequencies to regenerate the I- and 
Q-Channel phasers, it is necessary to divide the input 
frequencies by a factor of two. It is for this reason that 
the PLL configuration shown in Fig.5.4 (Square Law 
Tracking Loop) is used. The PLL's not only provide the fm 
and f 9 frequencies, but the 2fm and 2fs ones as well. 
S.2.2(a) Voltage Controlled Oscillator Module. The VCO 
itself is similar in design to that of the MSK modulator 
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Fig.5.8 VCO Circuit Diagram 
The control voltage input (which is variable between OV 
and lSV) is coupled to the varactor by means of an RF 
isolation choke. This is done to prevent impairment of the 
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~ ............................................................................ .. 
VCO tank circuit Q by the low output impedance of the loop. 
filter. In order to restrict the range of frequencies 
attainable by the vco~ a 12 pF capacitor is connected in 
shunt with the varactor (this prevents the PLL from 
acquiring the wrong frequency). 
As the modulation requirements of this VCO are not as 
stringent as those for the modulator, a 'simple resistance 
suffices as· the current source for the MOSFET. The output 
of the VCO is powersplitted into two paths by means of a 
trifilar-wound transformer. One path is amplified to 
approximately 5 dBm and is used as the PLL 70 MHz output 
(it provides the fm or f 5 frequency, depending on which 
PLL it is). The other path is amplified to a similar level 
and it feeds the frequency doubler module. The transfer 
function for the 2fm PLL VCO is shown in Fig.5.9. 
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Fig.5.9 MARK PLL VCO Transfer Function 
The operating point is f 0~t = 69.632 MHz, and vin = 0.5V. 
From the curve, the slope at vin = O.SV is found to be; 
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• 
K0 = 8.42 E6 rad/s/V. 
vin=O .. sv 
The value of K0 for both the MARK (2fm) and SPACE (2fs) 
PLL's are similar. 
5. 2. 2 ( b) _Frequency Doubler Module. 


















Fig.5.10 Frequency Doubler Module 
As was the case with the squaring circuit described in 
section 5. 1, a diode ring double balanced mixer is used 
for the frequency doubling function. The mixer used, the 
mini-circuits SRA-1, was found to give best performance 
when the L- and R-ports were driven by means of a power 
splitter. The frequency-doubled output is taken at the I-
port of the mixer, and is amplified and power splitted 
into two paths: one !:ierves as the 14 0 MHz output, while 
the other is used to drive the phase detector via the 270° 
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phase shifter. The output levels of this module are z2dBm. 
5.2.2(c) 270° Phase Delay Module. ]\n inherent feature of 
the phase detector to be described in the next section, is 
that it provides zero DC output when the waveform on the 
L-port lags the waveform on the R-port by 90° i.e. without 
the 270° phase delay present, the PLL output would be 
lagging the waveform onto which it is locked by 90°. 
The · 270° phase delay circumvents this problem by 
introducing an extra 270° phase delay in the loop, which 
results in no net phase difference (modulo 360°) between 
the input to, and output from, the PLL. Ideally, three 
Hilbert transformers in cascade would be used, as they 
provide a fixed phase shift independent of frequency: 
However, it is difficult to implement this and the phase 
delay is realized by means of a tuned length of co-axial 
cable. The cable used was RG-174U, which has its EM phase 
velocity equal to 0.66c, 
light (z 3 ES m/s). 
where 
i.e. c/vE:r = 0.66c 
c 
=> vE:r = 1.515, 
is the speed of 
where Er is the relative permittivity of the cable 
dielectric. For the MARK frequency PLL (operating at 
139.264 MHz), the free space wavelength of the EM wave is 
given by; 
A= c/f = 3 ES/139. 264 E6 2.1542 m. 
In the co-axial cable, this is reduced by a factor 1/E:r, 
and remembering that a 270° phase delay corresponds to 75% 
-98-
· of the free space wavelength, we get; 
le = 0.66*0.75*2.1542 
= 1. 066 m, 
where· J.c is the required length of cable for the MARK 
frequency PLL. The length of cable for the SPACE PLL is 
1.051 m. 
Note that each of the phase shifters is optimized for only 
one frequency, but for the range of frequency uncertainty 
expected, the maximum phase error is less than 1%. 
5.2.2(d) Phase Detector Module. It was decided to use a 
diode ring mixer for this purpose. These mixers have the 
advantage of easy implementation, and wide bandwidth. As 
there are no external components, the circuit diagram is 
not shown here. The R-port is fed by one of the outputs of 
the frequency doubler module (as described in section 
5 .1 )·, while the L-port is driven by the Phase Delay 
module. For optimum performance, the levels at the input 
to the mixer should be approximately equal (= 1 dBm), and 
constant in amplitude (if this is not the case, the output 
level of the mixer becomes amplitude as well as phase 
dependent). The output voltage vs input phase differential 
for the phase detector is shown in Fig.5.11. 
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cpR-q>L 
Fig.5.11 Phase Detector Transfer Function 
The phase detector produces zero DC output for phase 
differentials being odd multiples of 9 0 °, and maximum 
output for even multi pl es of Note that the 
characteristic is cosinusoidal, as is conunon in diode ring 
phase detectors. The maximum output level was easily 
determined by driving the L- and R-ports with the same 
140 MHz, 0 dBm signal, and measuring the DC output. The 
maximum output level was -272mV, hence we can say; 
Vout = -0.272.~os 0 [VJ, 
where 0 is the input phase differential. 
dVout 
=> = 0.272.sin 0 [V/rad] 
and for 0 = 90° (the steady s~ate phase differential when 




0.272 [V/rad], = ----- = 
d0 
where Ka is the phase detector gain constant. 
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It should be noted that as the maximum output level of the 
phase detector is les·s than 300 mV, it is necessary to 
amplify this level to a more usable range for the VCO 
(i.e. the range OV to 15V). It is for this reason that an 
active .filter is used to realize the loop filter, as it 
can have gain (the passive filter cannot). 
5.2.2(e) Loop Filter Module. This module is used to 
implement the F ( s) transfer function given in equation 
(5.3). The op-amp' realization of such a transfer function 




Fig.5.12 Loop· Filter Module 
The transfer function for this filter is given in [5.3] 
as; 
F(s) 
-A( sCR 2 + 1) 
= ----------------------. sCR 2 + 1 + (l+A)(sCR 1 ) 
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'. 
The DC gain A is (without R3 present) normally a very 
large number (typically 10s). The presence of R3 reduces 
this gain to F(O), which is still large (typically 100). 
The reason for including R3 will be explained later. With 
A large, F(s) may be reduced to; 
F(s) :::: - -~------
We can therefore realize the time constants Ti and T 2 in 
equations ( 5. 7) and ( 5. 8) by mearis of the capacitance C 
and resistances Ri and R2 • It was mentioned previously 
that R3 was included in the op-amp feedback path to reduce 
the DC gain of the filter. ~he DC gain is given by; 
and we desire this to be large ( ::::100). The reason we 
restrict the DC gain is that any voltage offsets present 
in the phase detector output will result in the op-amp 
reaching saturation levels were the gain too high. We 
therefore set the DC gain to be; 
F(O) = 100. 
In order to calculate Ti and T 2 , we need to specify a 
value for the loop natural frequency wn. As the loop noise 
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bandwidth is dependent on wn, we desire to make wn small. 
Experience indicated that wn ::; 2n:.1000 [rad/s] provided 
satisfactory results .. In the ensuing calculations, we 
assume wn = 2n:.1000 [rad/s]. 
Using· the loop gain constants measured or defined in the 
previous sections, we arrive at th~ following filter 
parameters; 
-r 1 = 116.0 ms 
and 
T2 = 225.1 µs. 
With C = 10 µF, we obtain; 
R1 = 11. 6 KQ 
and 
R2 = 22.5 Q. 
R3 = lOOR 1 therefore R 3 = 1.16 MQ. 
The op-amp used was an LM358 single supply device. Note 
that it is not possible to use LF351-type devices as these 
are bipolar supplied, and their output is consequently 
incompatible with the varactor in the VCO. The 
potentiometer at the non-inverting input to the op-amp 
sets the quiescent output voltage, and this. is fixed at 
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Fig.5.13 Loop Filter Frequency Response 
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Using equations (5.11), (5.13), (5.14), (5.15), and 
( 5 .16), we can calculate t.he expected performance of the 
PLL. Fig.5.14 tabulates these results. 
Parameter Calculated Value 
Pull-in Limit 454.1 kHz 
Hold-in Range 72.9 MHz 
Lock-in Range 1. 41 kHz 
Pull-out Frequency 3.07 kHz 
Noise Bandwidth 3.33 kHz 
Fig.5.14 Calculated Loop Parameters 




one must interpret this value as meaning that the PLL can 
track widely varying input frequencies. The Lock-in range 
and Pull-out frequencies are seen to be small, and this is 
a result of the small value of wn.. However, the noise 
bandwidth is also small because of the chosen value of wn. 
5.2.3 Phase-Locked Loop Performance Evaluation 
In order to· assess the spectral quality of the PLL output, 
it is necessary to measure the phase noise content of the 
recovered carrier. 
Any non-linear operation (such as squaring, as described 
in section 5. 1) results in the regeneration of discrete 
spectral lines, together with a random noise-like spectrum 
which is caused by the randomness of the modulating data 
stream. The PLL's act as narrow bandpass filters to 
extract the spectral lines, but some of the random noise 
spectrum is admitted through the passband of the PLL's. 
The phase noise manifests itself as noise sidebands on the 
PLL output spectrum. Ideally, the PLL output spectrum 
consists of a single delta function-like spectral line at 
the acquired frequency. A comparison between the ideal 









(a) Ideal Spectrum 
(b) Phase Noise Corrupted Spectrum 
f 
Since the noise sidebands are close to the carrier, they 
can be thought of as low modulation index type frequency 
modulation. In the time domain, this translates to a 
waveform which slowly shifts its zero crossings relative 
to their nominal . positions i.e. the waveform is said to 
have jitter. Fig.5.16 illustrates how phase noise on a 
carrier may appear in the time domain. 
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Fig.5.16 Phase Noise Viewed in the Time Domain 
There are several methods of quantifying phase noise and 
these are described in [ 5. 4]. The method chosen here is 
the Direct Spectrum Measurement method as it is an 
and rapid method of measurement. It suffers 
easy 
the 
disadvantage that it cannot distinguish between AM and FM 
noise. This is no disadvantage in our case, as the PLL 
output is free of AM modulation. A second limitation of 
this method is that the phase noise can only be measured 
down to the noise floor of the spectrum analyzer 
(z -70 dBm). Fig.5.17 shows an example of a carrier with 







RES BW 1kHz VBW 300 Hz SPAN 100kHz 
Fig.S.17 Carrier Phase Noise Measurement 
The measurement is made as follows: The carrier power P0 
is first measured. Then, for a frequency offset f 
(typically 10 kHz), the noise power (referred to as the 
Single Sideband Noise Power Psse) is measured. Because the 
resolution bandwidth of the spectrum analyzer is, in this 




RES BW [Hz] ] 
1 [Hz] 
For a resolution bandwidth of 1 kHz, RES BW = 1 E3, so; 
We can now define the result of the direct spectrum 
measurement (called the Single Sideband Noise-to-Carrier 
Power ratio, X(f)) to be; 
i(f) = Psse(dBm) - 30 +Cm - Ps(dBm) [dBc/Hz] ... ( 5. 17) 
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where Cm is a correction factor (normally 2.5dB) for 
analogue spectrum analyzers when making noise measurements 
[5.4]. 
The measured output spectrum of the MARK frequency PLL is 
shown in Fig.5.18. 
tP MARK PLL output 
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CENTER 69.24 MHZ 
RES SW 1 kHz VSW 300 Hz 
SPAN 512lf2l. f2l kHz 
SWP 5.0 sec 
Fig.5.18 MARK Frequency PLL Output Spectrum 






· plot, we get; 
~(lOkHz) - -37.54 - 30 + 2 .. 5 
= -65.04 [dBc/Hz] 
This performance may be improved by more careful circuit 
layout, arid a narrower loop bandwidth. 
5.3 SYMBOL CLOCK RECOVERY MODULE 
In order to sample the I- and Q-Channel eyes at their 
maximum eye openings (as shown in Fig.2.20), it is necessary 
to recover the symbol rate clock from the received spectrum, 
and use this to synchronize the sampling circuits. 
It has already been shown (equation 2.25) that the bit rate 
clock is given by the difference frequency of the 2fm and 
2fa carriers. The first step then, is to mix the two 140 MHz 
outputs of the MARK and SPACE frequency PLL's. The 
difference frequency is then extracted by means of a low-
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The mixing of the two PLL outputs is performed by an SBL-1 
mixer. The resultant sinusoidal output is then lowpass 
filtered by means of a 3 Pole, 5 MHz cutoff Butterworth 
filter. The output of the filter is the bit rate frequency 
of 2.048 MHz. 
An LM710 voltage comparator with SmV of hysteresis then 
detects the zero crossings of the waveform and produces a 
bipolar square wave output. This is made TTL compatible by 
means of a diode-resistor rectifying network. To obtain the 
symbol rate cloc'k, it is necessary to divide the bit rate 
frequency by two, and the 74LS74 D-type flip-flop performs 
this function. 
Observing Fig.2.20, one can see that the I-Channel must be 
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sampled at the falling edge of the symbol clock, while the 
Q-Channel is sampled at the rising edge of the clock. As the 
sampling is optimal at the maximum eye opening, the I- and 
Q-Channel sampling waveforms (their falling edges) must be 
capable of being variable relative to the rising edge of the 
symbol ·clock (i.e. the sampling instant for each channel 
must be variable to adjust it for optimum operation). 
This requirement is met by the use of a dual monostable 
( 74LS123). One monostable triggers on the falling edge of 
the symbol clock, and its output pulse width may be adjusted 
by means of a potentiometer so that its falling edge 
corresponds to the maximum eye opening of the I-Channel. The 
other monostable triggers on the rising edge of the symbol 
clock, and its pulse width is also adjustable for optimum 
operation. 
5.4 ADDER/SUBTRACTOR MODULE 
As was shown in section 2.2.4(e), the I- and Q-Channel 
phasers (the quadrature weighted carriers) may be generated 
by either adding the extracted fm and fs frequencies (this 
generates the I-Channel phasor), or subtracting them (thus 
generating the Q-Channel phasor). 
The I-Channel quadrature carrier was shown to be; 
and that of the Q-Channel to be; 
For addition and subtraction at 70 MHz, RF adders and 
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subtracters are required. It was dee ided to 
wound broadband transformers [5.5] 
use Trif ilar-
as the 





• I-Channel 1or 
Fig.5.20 Adder/Subtracter Module 
The MARK frequency PLL feeds the 0°-0° power splitter, and 
each output of this splitter feeds an input to the the 0°-0° 
power combiners. The SPACE frequency PLL feeds the 0°-180° 
power splitter, and each output of this splitter feeds the 
other two inputs of the 0°-0° power combiners. 
power combiner therefore effectively subtracts 
The upper 
the PLL 
outputs, while the lower one adds them. The 
addition/subtraction process is linear provided that the 
transformers are not operated in their non-linear 
(saturated) region. For the powers used in this application, 
the transformers are operated well out of their non-linear 
region. 
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The isolation between the two input ports was measured (at 
an input power level of 5 dBm) by connecting an RF source to 
one input port, and measuring the power level at the other 
input port. The isolation was found to be the same for both 
ports, · and its measured value was 36.5 dB. This is 
considered adequate, and the good performance is due to the 
ii:therent symmetry of the transformer arrangement. 
A photograph of the regenerated quadrature phasors is shown 
in Fig.5.21. 
Fig.5.21 Regenerated Quadrature Phasors 
(Horizontal Scale: 0.2µs/div) 
5.5 COHERENT DOWN- CONVERSION MODULE 
The regenerated quadrature phasors are used in the coherent 
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• 
downconversion to baseband of the received MSK waveform. As 
was discussed in section 2.2.4(e), the I-Channel is obtained 
by forming the product; . 
I-Channel= sI(t).sMsK(t), 
where sI(t) is the I-Channel quadrature phasor, and sMsK(t) 
is the received MSK waveform at IF. 
The Q-Channel is obtained from the product; 
In order to perform these mu! tiplications, SBL-1 double-
balanced mixers are used, as is shown in Fig.5.22. 
SBL 1 






Q-Channel Phasor R I Q Channel 
SBL1 
Fig.5.22 Coherent Down Conversion Module 
For correct mixer operation, the MSK waveform power level is 
set at OdBm, and that of the quadrature phasors at 5 dBm. 
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5.6 DETECTION FILTER MODULE 
Ideally, the outputs of· the coherent downconversion module 
would be integrated over a 2T0 period, sampled at the end of 
the integration, and a decision then made as to the symbol 
value. This matched filter receiver implementation was 
discussed in section 2.2.4, and it was mentioned there that 
a simpler implementation of the decision structure is 
possible_. 
It is easier to lowpass filter the I- and Q-Channel outputs 
of the downconversion module, and then sample the resulting 
waveforms at their maximum eye openings. In the paper by 
Austin et al. [ 5. 6], useful design curves for determining 
the· exact parameters (order and bandwidth) of the lowpass 
filters are presented. Fig.5.23 shows the curves for 2-Pole 
Butterworth detection lowpass filters. 
0 
0 X l> i::J • MEASURED 
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BER• 10.t 
DATA RATE• llO MBPS 
LINEAR CHANNEL 
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r-...... 
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Fig.5.23 Design Curves for Lowpass _Detection Filters [5.6] 
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The horizontal axis shows the 3 dB bandwidth ( Bct), symbol 
duration (T) products .. The vertical scale indicates the 
performance degradation to be expected relative to ideal 
matched filter detection, for various levels of channel 
filtering.. The lowest curve (for back-to-back modem 
operation) is the . relevant one for our design. For this 
c&rve, least degradation occurs at; 
and the degradation at this value is 0. 3 3 dB, which is 
minor. For T = 2Tb = 976.6 ns, the 3 dB bandwidth of the 
detection filter is; 
Bct = 537.6 kHz. 
The filter is designed for source and load impedances of. 
50Q, and its circuit is shown in Fig.5.24. 
20·9uH 
n'n . f 3dB = 537-6 kHz 
Fig.5.24 Detection Filter Module 
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j 
The constructed Coherent MSK Receiver is shown in Fig.5.25. 
Fig.5.25 Constructed Coherent MSK Receiver 
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CHAPTER 6 
DESIGN AND CONSTRUCTION OF A MODULATION INDEX . 
CORRECTION MECHANISM 
The effects of an incorrect modulation index ·on the error 
performance of an MSK link were investigated in Chapter 3. 
In this chapter, the design and construction of a correction 
mechanism (to be denoted "Servo Control Circuitry") to 
control the modulation index is discussed. 
6.1 BASIC DESIGN STRATEGY 
It was decided that any correction mechanism to be 
implemented should be done so at the modulator (as opposed 
to the demodulator) , as this results in simpler hardware 
realization. At the modulator, we have a-priori knowledge of 
the correct modulation index, and if we were able to compute 
the actual modulation index of the modulator and compare it 
with the nominal value, a correction mechanism could be 
constructed to maintain it within tolerable limits. 
The strategy used to compute the modulation index of the 
modulator was to use the clock recovery circuitry (as 
developed for the demodulator) as the starting point. 
Recalling equation (2.25), we had; 
where fb is the bit rate clock and f 9 and fm are the SPACE 
and MARK frequencies respectively. For the situation where 
the modulation index h is not 0.5, we have; 
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f 0 ' = 2(0.5 ± Sh)f 0 
- fb ± 26hfb, 
where Sh is a small positive number representing the 
modulation index error. It is clear that the recovered clock 
f 0 ' differs from the data rate. clock (which is precisely 
2.048 MHz) by the term 26hf~. Thus, by comparing the 
recovered clock with the hardware clock, we may produce an 
error signal which can be used to adjust the MARK and SPACE 
frequencies of the modulator so that the modulation index is 
kept at its nominal value. A block diagram of such a 









fb FREQUENCY f b 
'--~~~~~~--
COM PAR AT 0 R 
MSK Output 
Fig.6.1 Block Diagram of the Modulation Index 
Servo Control Circuitry 
The modulator VCO output is sampled by the input to the 
symbol clock recovery circuit. The recovered symbol clock is 
compared with the hardware symbol clock and an error signal 
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(proportional to the frequency difference between the two 
inputs) is produced. This is used to drive the interface 
circuitry which derives," from the error signal, the voltage 
control inputs to the level translation circuitry necessary 
to maintain the modulation index at its correct .value. 
Instability of the loop is avoided by making the loop time 
constant large, thus . introducing a form of dominant pole 
compensation. 
6.2 DESIGN OF SERVO CONTROL CIRCUITRY 
There are two modules of which the Servo Control Circuitry 
is comprised. They are; 
The Frequency Comparator 
The Interface Circuitry 
Their design and construction is now described. 
6.2.1 Frequency Comparator Module 
This module is required to produce a bipolar (±lSV) output 
for a maximum input frequency differential of 1 MHz. Because 
of its simple implementation, a Differential Charge Pump is 
used to perform the frequency comparison. 
The output voltage of a differential charge pump is given by 
the following expression; 













Amplitu~e of input waveform 
Forward voltage drop of a diode (=0.6V) 
The input frequencies to be compared 
Input capacitor value 
Output load resistance of the charge pump. 
The charge pump operates off a single (+lSV) s~pply, and the 
necessary level translation to bipolar (±lSV) format is done 
by means of an inverting summer op-amp. Fig. 6. 2 shows the 






Fig.6.2 Frequency Comparator Module 
30K 
Since the input to the charge pump is in TTL format, Vi is 
approximately 4V, and hence Vi - 2vc:1. = 2.8V. For a maximum 
input frequency differential of ( f i f 2 ) = 1 MHz, the 
maximum output voltage swing V0~t (max) must not exceed 7V 
in order to ensure correct transistor operation. We thus 
have; 
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For a lOKQ potentiometer at the output of the charge pump, 
R z 2.SKQ (Thevenin equivalent resistance), and hence 
C1 = lnF. For f 1 = f 2 , the output potentiometer is set to 
give V
0
ut = 7 .SV (i.e. Vcc/2). The smoothing capacitor is 
. chosen to be large to ensure that the · response of the 
circuit is relatively slow to enhance the overall loop 
stability. 
The output of the charge pump is converted into bipolar 
(±lSV) format by means of the inverting summer circuit. The 
required mapping function is given by; 
Hence the op-amp is required to provide a constant lSV 
output, and subtract from it twice the input voltage. 
Considering the circuit as a whole, the output voltage is 
-lSV for f 1 >> f 2 , and +lSV for f 2 >> f 1 • For the two 
, 
frequencies being equal, we have the output voltage equal to 
zero. The measured transfer function for the module is 
plotted in Fig.6.3. 
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Fig.6.3 Measured Transfer Function of 
Frequency Comparator Module 
Using actual circuit values, the Slope of the curve (hence 
the module gain) is calculated to be + 14mV /kHz, and this 
agrees well with the the actual curve slope of +13.9mV/kHz. 
The curve exhibits a high degree of linearity with a 
correlation coefficient of 0.9987. 
6.2.2 Interface Circuitry 
In order to use the single-ended bipolar output produced by 
the frequency comparator module, it is necessary to convert 
it into two unipolar levels which are applied to the level 
translation circuitry inputs Vco and Vc 1 (see Fig.6.1). The 
interface circuitry was designed to perform this function. 
The operation of this module is best understood by referring 
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If, for example, the modulation index of the modulator were 
too large, the recovered symbol-rate clock frequency would 
be greater than the nominal frequency of 1.024 MHz, and this 
results in the output of the frequency comparator module 
increasing from its nominal value of OV. From Fig.6.4, one 
can see that the input is split into two paths: the upper 
one controls the SPACE frequency, while the lower one 
controls the MARK frequency. Considering the lower path, it 
is clear that the error signal is added to the voltage set 
by the preset resistor. The function of the preset resistor 
is to set the nominal MARK frequency (exactly the same 
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function as the preset resistances that were originally used 
to set Vco and Vci in the level translation circuitry 
described in section 4; 1. 3) . Note that the sense of the 
error signal is inverted because the op-amp is operating in 
the inverting summer configuration. 
Since the output of the op-amp. is bipolar, it has to be 
converted back to unipolar format (OV to 15V) as required by 
the inputs to the level translation circuitry. An inverting 
summer is used to do this, and the required mapping function 
is; 
The op-amp thus multiplies the input by -0.5 and adds this 
to a constant level of 7.SV. The 7.SV source is generated by 
amplifying the -SV source (set by the zener) by a gain 
of -1.5. Note that the sense of the error signal is again 
inverted and this results in the output of the lower path 
varying in-phase with the error signal. For zero voltage 
input to the module (i.e. for correct modulation index), the 
output of the lower path is dependent only on the voltage 
set by the preset resistance, which sets the nominal MARK 
frequency. 
Looking at the upper path (the SPACE frequency path), it is 
apparent that it is identical to that of the lower path, 
except that the error signal is inverted (multiplied by -1) 
prior to being added to the voltage set by the preset 
resistance (which sets the nominal SPACE frequency). 
Considering the upper path as a whole then, we can easily 
see that its output varies in anti-phase with the error 
signal. For zero input error signal to the module, the 
output of the upper path is set by the preset resistance 
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.• 
which sets the nominal SPACE frequency. 
It is clear that for a. modulation index greater than the 
nominal value, the outputs of the module tend to narrow 
their difference, and for modulation indices less than the 
nominal· .value, the outputs tend to increase their 
difference. Were the outputs of the interface circuitry to 
be connected to the level translation circuitry~ they would 
adjust the MARK and SPACE frequencies appropriately to 
return the modulation index to its correct value. The 
operation of the Servo Control Circuitry can be summarized 
as follows; 
h > 0.5: 
h < 0.5: 
SCC increases the MARK frequency 
and decreases the SPACE frequency 
i.e. h is reduced back to 0.5. 
SCC decreases the MARK frequency 
and increases the SPACE frequency 
i.e. h is increased back to 0.5. 
6.3 THE PROBLEM OF FREQUENCY CREEPAGE 
Referring to the circuitry of Fig.6.4, we can see that the 
gains of the MARK and SPACE frequency control paths were set 
to be equal. However, if we look at the Modulator VCO curve 
shown.in Fig.4.9, it is clear that the gain of the VCO (in 
MHz/volt) is greater at the MARK than at the SPACE 
frequency. Were this not taken into account, one would find 
that the centre frequency of the VCO drifts away from its 
nominal position ( 7 0. 14 4 MHz), even though the modulation 
index is maintained correctly by the Servo Control 
Circuitry. 
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From the VCO curve (Fig. 4. 9), the gain of the VCO at the 
MARK frequency is 0.427 MHz/volt, while at the SPACE 
frequency it is 0.178 MHz/volt. By a first order 
approximation then, we can set the gain of the SPACE 
frequency control path to be 0.427/0.178 = 2.40 times larger 
than that of the MARK frequency path, thus offsetting the 
gain differential due to the non-linearity of the VCO. 
This can be s·een mathematically as follows: considering the 
Taylor expansion for the VCO frequency about its set point 
of V volts (the nominal control voltage for either the MARK 
or SPACE frequencies) and the error voltage E, 
f(V + E) = f(V) + f' (V) .E + f" (V) .E2/2! + 
We ignore the higher order terms (containing the E 2 and 
higher terms). It is clear that the Servo Control Circuitry 
corrects the the modulation index by means of a first-order 
approximation (only the first derivative of the VCO 
characteristic is considered). By making the SPACE frequency 
control path 2.4 times larger than that of the MARK 
frequency, we have compensated for the differences in the 
VCO gain at the two frequencies. The gain of the SPACE 
~requency control path is adjusted by changing the value of 
the input resistance to the inverter op-amp. 
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CHAPTER 7 
THE NON-COHERENT DETECTION OF MSK 
Ap ad~ahtage of MSK over SQPSK is that it may be coherently 
detected with the same error performance as BPSK under 
conditions of low SNR, as well as non-coherently when the 
SNR is reason~bly high. 
MSK may be non-coherently detected (by means of 
discriminator detection) by virtue of the fact that it can 
be regarded as a special case of CP-FSK with a modulation 
index of 0.5 (as was discussed in section 2.2.4(a)). In this 
chapter, we discuss the advantages and disadvantages of the 
non-coherent detection of MSK, and then proceed to describe 
the design and construction of such a receiver. 
7.1 COMPARISON BETWEEN THE COHERENT AND NON-COHERENT 
DETECTION OF MSK 
It has been previously shown (in section 2. 2. 4) that for 
coherent, matched filter MSK demodulation, the ideal error 
probability is given by; 
Pe = Q(v'°2il) 
where µ is the average energy per bit-to-double sided noise 
density ratio. This is identical performance to BPSK and 
SQPSK on infinite bandwidth, linear channels. The 
demodulator implementation is, however, relatively complex. 
If one were to be operating under conditions which do not 
require the full advantage of MSK's error performance (i.e. 
under relatively noise-free conditions), discriminator 
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detection may be imp~emented, resulting in considerably 
simpler receiver circuitry. By disregarding the phase 
information available ·to us, a degradation in noise 
performance must be expected. Because MSK is an orthogonal 
signaling scheme (see section 2.2.4(b)), the probability of 
error is given by the expression [7.1]; 
Pe = ~e-µ/2, 
This is more than 3dB worse in noise performance than with 
coherent detection [ 7. 2] . Note however, that the spectral 
advantages of MSK (compact bandwidth, constant envelope 
etc.) are retained. It is possible to construct non-coherent 
CP-FSK receivers which outperform antipodal signaling [7.3], 
but· their description is beyond the scope of this 
discussion. 
The block diagram of a non-coherent MSK receiver is shown in 
Fig. 7. 1. 
MSK IF 
Input DISCRIM - DECISION 







Fig.7.1 Block Diagram of a Non-Coherent MSK Receiver 
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Note that only the IF modules after downconversion, 
amplification etc. are shown. The MSK input (as generated by 
the modulator described · in Chapter 4, but without 
differential encoding) is detected by a frequency 
discriminator which produces a negative polarity unipolar 
NRZ output wayeform. This waveform is then passed through a 
decision threshold device which converts , it into TTL, NRZ 
formai. From ·~he resultant waveform, the bit rate clock is 
recovered, and this is used to clock a latch which samples 
the waveform at the decision threshold output at maximum 
eye-opening. The data latch output is the recovered data 
stream. The design of the non-coherent MSK demodulator is 
now described. 
7.2 FREQUENCY DISCRIMINATOR MODULE 
It is necessary for the discriminator to have a rapid 
response time (i.e. be capable of detecting wide bandwidth 
modulation) as it is required to detect the 2 MHz modulation 
present on the received signal. 
The discriminator used is the Balanced Quadrature Detector 
[7.4]. It is capable of 
performance for 2 MBps 
rapid response times, and its 
data rates was found to be 
satisfactory. The circuit diagram is shown in Fig.7.2. 
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Fig.7.2 Frequency Discriminator Module 
The MSK input is connected directly to the L-port of an SBL-
1 double balanced mixer. It is also coupled to the R-port of 
the mixer via a 47Q resistance. Connected between the R-port 
and ground is a parallel LC tuned circuit which has a centre 
frequency of 70.144 MHz. As the input frequency varies (in 
sympathy with the modulating data stream), the currents in 
the L- and R-ports of the mixer differ in phase, due to the 
presence of the LC circuit at the R-port. These phase 
differentials are detected by the mixer (which acts a phase 
detector) and the I-port of the mixer is the frequency 
detected data stream. 
Because the LC circuit is connected to the R-port of the 
mixer (which presents a load impedance of SOQ), an impedance 
transformer is necessary to prevent Q degradation (this 
would result in the loss of sensitivity of the 
discriminator, as the gain slope is reduced by a smaller Q). 
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An 8:1 transformer is u~ed, and the resultant ·1oad presented 
to the tuned circuit is; 
RL = (8) 2 .50 
::::: 3. 2 KQ. 
This h{gh v~lue of load impedance ensures that the Q of the 
circuit is not too low. The variable capacitor is used to 
tune the. centre frequency of the discriminator to be 70.144 
MHz. 
The phase detector output, taken at the I-port of the mixer 
is lowpass filtered to reduce the noise bandwidth of the 
discriminator, as well as to remove the 70 MHz feedthrough 
from the mixer L-port. Chen [7.5] produces interesting 
results on choosing such filtering. It is shown in his paper 
that using a lowpass filter with a bandwidth equal to the 
bit rate can significantly improve the noise performance of 
the demodulator. The results were obtained for a modulation 
index of 0.71 (not directly applicable here), and for wide 
IF bandwidths (which is the case here). 
Using a 3-pole Butterworth lowpass filter of 3 dB bandwidth 
2.048 MHz, the following element values are obtained; 
Ci = C2 = 1.55 nF 
Li = 7.77 µH 
The measured transfer function of the Discriminator module 
is shown in Fig.7.3. 
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Fig.7.3 Frequency Discriminator Transfer Function 
Note that the curve is approximately linear about its centre 
frequency and that the bandwidth is approximately 1 · MHz, 
which is exactly w.hat is requir~d as ·the MARK and SPACE 
frequencies are spaced 1. 024 MHz apart. If the ,measured 
bandwidth had been too wide, it could have been reduced by 
increasing the turns ratio of the LC circuit coupling 
transformer, thereby increasing the tank circuit Q. '1f the 
bandwidth had been too narrow, it could have been widened by 
reducing the tank circuit Q (by connecting a shunt 
resistance across it). 
As can be seen from Fig. 7. 3, the output voltage of the 
discriminator is negative in polarity and varies from =-SSmV 






Fig.7.4 Eye Diagram of Discriminator Module Output 
_(Horizontal scale: 0.2µs/div) 
7.3 DECISION THRESHOLD MODULE 
The decision threshold module is used to convert the small-
ampli tude waveform at the Discriminator Module output into 
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Fig.7.5 Decision Threshold Module 
It is not possible to capacitively couple the output of the 
discriminator module and then use the voltage comparator as 
a zero-crossing detector (which may be tempting to do as one 
would like to eliminate any DC off sets present on the 
detected waveform). This is due to the fact that the input 
waveform to the comparator is in unipolar NRZ format and 
thus contains spectral components at, and near DC. By AC 
coupling the two modules, significant amounts of signaling 
power will be los.t, resulting in degraded performance. The 
lOKQ preset potentiometer is used to adjust the decision 
threshold level of the comparator, which optimally lies at 
the half-amplitude level of the input waveform (for 
equiprobable MARKS and SPACE'S). 
The output of the LM710 voltage comparator varies between 
=5V and =-lV, which is not TTL compatible. The diode-
resistor network is used to rectify this waveform and make 
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it TTL compatible. The 74LS14 Schmitt trigger is used to 
buffer the module output for the circuitry that follows. The 
signal at this point in the ·circuitry is used for two 
functions; 
It is used by the clock recovery circuitry to 
regenerate the bit-rate clock; 
It "is· sampled at maximum eye-opening by means of a 
data latch (which is triggered by the recovered 
clock), and the resultant waveform is the recovered 
data stream. 
The spectrum of the data waveform after the decision 
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Fig.7.6 Power Spectrum of Decision Threshold Output 
7.4 CLOCK RECOVERY MODULE 
Observing Fig. 7. 6, it is clear that no discrete spectral 
components are present in the spectrum available for clock 
recovery. This is to be expected, as the spectrum shown is 
that of a unipolar NRZ random data stream, which contains no 
deterministic spectral components (the nulls of the spectrum 
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lie on the clock frequency and multiples thereof). In order 
to regenerate a deterministic component, a non-linear signal 
processing operation has to be applied to the waveform. 
A widely known method [7.6] of regenerating the clock line 
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Fig.7.7 Clock Recovery Module Block Diagram 
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Fig.7.8 Waveforms at Points A, B, and C 
in Fig.7.7 
Fig. 7. 8A shows a segment of a random TTL waveform. After 
differentiation, it appears as shown in Fig.7.8B. Full wave 
rectification produces a unipolar waveform as shown in 
Fig.7.8C. Note that the waveform in C may be heuristically 




Fig.7.9 Decomposition of a Random Waveform 
into a Random and Deterministic one 
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This clearly · shows how the random RZ waveform may be 
decomposed into the sum of a deterministic waveform (the 
clock waveform), and . a random waveform. It is the 
deterministic compo.nent which regenerates the clock line. 
The waveform at point C in Fig.7.7 is then fed to the Phase-
Locked Lo9p (PLL) which acts as a narrow bandpass filter to 
extract the clock line at a high carrier to noise ratio. 
Each module o.f which the Clock Recovery Module is comprised 
is now described. · 
7.4.1 Differentiator Network 
The differentiator network and full-wave rectifier may be 
implemented by means of a passive RC highpass filter 
followed by a diode rectifier circuit. This implementation 
has the problem of the diode drops being present, as well as 
the low output signal level of the differentiator network 
(the output of the differentiator may not be enough to 
overcome the diode forward voltage drops) . A more elegant 
implementation is the time domain differentiator network. 
This is easily constructed using standard TTL gates, and has 
the advantage of high output signal levels (SV), which will 





Fig.7.10 Differentiator Network 
The circuit is, in fact, a rising edge detector as it 
produces a narrow positive pulse only on ~he rising edges of 
the input waveform. Note that on average, half the clocking 
information available has been discarded (no pulses are 
produced for the falling edges of the input waveform). In 
practice, this was found to be of no disadvantage, and a 
rising- and falling-edge detector is easily implemented by 
means of two inverters and an EXOR gate if so desired [7.4]. 
Wider output pulses are achievable by using slower gates 
(such as 7 4C04 inverters) in the delay chain. Wider pulse 
widths may be desired if greater output amplitude of the 
clock lines is desired (the pulse widths determine the 
spectral amplitudes of the clock lines). Fig.7.11 shows the 
output power spectrum of the differentiator network. 
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;p Regenerated Clock Lines 
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Fig.7.11 Regenerated Clock Lines 
The discrete spectral lines at multiples of the clock 
frequency are clearly seen. 
7.4.2 Bandpass Filter And Amplifier 
Observing Fig. 7 .11, it may be tempting to apply the PLL 
directly to the output of the differentiator network, as the 
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spectrum implies that a clock frequency is present in the 
waveform, and may be extracted by a PLL. 
However, the PLL to be used (to be described in section 
7. 4. 3) has a Phase-Frequency Detector ( PFD) at its input. 
This part~cular detector was chosen because, amongst other 
reasons, of its immunity to the exact duty eye le of the 
input waveform. The operating principle of the PFD is that 
it detects the phase difference between the edges of the 
input an·d VCO waveforms to produce an error signal [ 7. 4] . 
The PFD is, as a result, sensitive to missing edges in the 
input waveform. If the waveform has too many missing edges 
(which occurs often in random waveforms), the PLL will not 
lock as the output of the PFD is not usable. 
This dilemma is resolved by applying the random pulses to a 
high-Q tank circuit (in effect, a bandpass filter) prior to 
applying them to the PLL. The effect of the tank circuit 
(which is centered at the bit rate frequency of 2.048 MHz) 
is to ring at its natural frequency after being excited by 
an input pulse. The Q of the circuit is chosen such that the 
ringing oscillations persist for the longest expected 
constant data block length of the data stream. The 
oscillations add extra zero crossings to the waveform, which 
enables the PLL to lock reliably. The bandpass filter is 




Fig.7.12 Bandpass Filter Circuit 
The low output impedance of the TTL circuitry is coupled to 
the filter via a lOKQ potentiometer. By varying the 
resistance, the Q of the circuit as well as the output 
amplitude may be varied. For a resonant frequency of 2.048 
MHz, the inductance is 3.55 µH, and the capacitance is 
1.BnF. A trimmer capacitor is used to centre the filter at 
the correct frequency. 
The output amplitude of the bandpass filter is small, and 
some amplification is necessary in order to present a high 
enough signal level to the PLL. Measurements made indicated 
that a gain of approximately 30 was necessary. The 
amplification is provided by a simple common emitter 











Fig.7.13 Common Emitter Amplifier Circuit 
The output of the amplifier has an amplitude of 
approximately 300mV and this is sufficient to drive the 
input of the .PLL. Fig.7.14 shows clearly the action of the 
bandpass filtering. and amplification on the spectrum of 
Fig.7.11. 
Note how the 2.048 MHz clock line has been amplified and the 
clock harmonics suppressed. It is onto this spectral line 
that the PLL locks. 
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lP Spectrum After SPF 
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Fig.7.14 Power Spectrum After Bandpass 
Filtering and Amplification 
7.4.3 Phase-Locked Loop 
As the frequency at which the PLL must operate (2 MHz) is 
beyond that of conventional CMOS PLL circuits (CD4046), a 
high speed CMOS PLL, the 74HC4046, is used. The upper 
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frequency limit of its operation is 20 MHz. 
7. 4. 3 (a) Input Interfacing. The input to the PLL phase 
detector may either be of TTL levels (these are directly· 
coupled), or small signal levels (~ 200mV) which are AC 
coupled to the input. ~he small signal levels are 
amplified and hard-limited by an onboard self-biased 
amplifier. The hard-limiting of the input waveform is a 
. desi·rable feature as this eliminates any AM present. It is 
shown 'in [ 7. 7] that the AM noise is predominantly in the 
low frequency portion of the spectrum, and is thus passed 
relatively unattenuated by the loop filter. This may 
result in excess phase n6ise in the PLL output. 
7.4.3(b) Choice of Phase Detector. The 74HC4046 has three 
onboard phase detectors from which to choose, and as was 
mentioned previously, the Phase-Frequency Detector is used 
as it is insensitive to the duty cycle of the input 
waveform. Another advantage is that it has a wider phase 
detection range than the other two PD's (the EXOR, and the_ 
RS flip-flop PD's). The use of this detector also results 
in less phase noise on the PLL ~utput as it only produces 
an output when the edges of the input signal and the VCO 
are not aligned (there is consequently less frequency 
modulation of the VCO resulting in lower phase noise). The 
other PD' s, by nature of their operation, continually 
perturb the VCO frequency even when the PLL is locked. 
As the PFD operates linearly over the phase differential 
range of (0 , 2n), and the maximum output voltage is +SV, 
the Phase Detector Gain Constant Kd is calculated to be; 
Kd = 5/2n = 0.8 [V/rad]. 
-149-
7.4.3(c) Configuration of the VCO. To avoid false locking 
of the PLL, the frequency excursion of the VCO must be 
limited to only the .frequencies of interest. The lower 
frequency limit is set at 1.6 MHz, and the upper limit at 
2.4 MHz. Using the design curves for the PLL, we obtain; 
R2 = 10 KQ 
C1 = 150 pF. 
We next compute fma~/fmin = 2.4/1.6 = 1.5. Hence from the 
design curves, 
=> R1 = 14.3 KQ. 
Fig.7.15 shows the VCO circuit diagram. 
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Fig.7.15 VCO Circuit Diagram 
The VCO gain constant K0 is calculated from; 
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where Vmax and Vmin are the maximum (SV) and minimum (OV) 
control voltages applied to the VCO. 
i.e. K0 = 1.0 E6 [rad/s/V] 
' 7.4.3(d) Design of Loop Filter.· The loop filter performs 
the following functions; 
· I It restricts the noise bandwidth of the PLL (we 
would like to have a small loop bandwidth to 
limit the amount of phase noise on the recovered 
clock). 
It determines the stability of the PLL. 
The loop can be made stable by ensuring that the PLL open 
loop transfer function approaches the 0 dB gain point at a 
rate of -6 dB/octave or less. The open loop transfer 





Fig.7.16 PLL Open Loop Transfer Function 
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The initial ~6 dB/octave rollof f is due to the presence of 
the VCO in the loop (it is an integrator, as was discussed 
in section 5.2.l(a)). A pole (inserted by the loop filter) 
then increases the slope to -12 dB/octave. This is reduced 
back to -6 dB/octave by the loop filter zero at a 
frequency f
1 
[Hz]. The gain slope continues to descend at 
this rate and the unity gain . frequency is reached at a 
frequency f 2 • Provided that f 2 is chos'en to be 3 to 5 
·times f
11 
sufficient phase margin will be provided, and 
the loop will be stable ( 7. 4]. The loop filter that is 
used is the Lag-Lead filter, as is shown in Fig.7.17. 
Fig.7.17 Loop Filter Circuit 
The pole occurs at a frequency l/[2rr(R3 + R4 )C 2 ], and the 
zero at a frequency f 1 = 1 I ( 2rrR4 C2 ] • Before we can 
calculate the zero frequency, the unity gain frequency f 2 
must be specified. A value of 100 Hz is chosen, as this 
results in good phase noise performance. The zero 
frequency is thus chosen to be one-fifth this i.e. 
f
1 
= 20Hz. The choice of R3 is critical, as it determines 
the loop gain at the frequency f 2 (the loop gain must be 
unity at the frequency f 2 ). 
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Choosing the time constant R3 C2 = !Os, and using the 
calculated values for K0 and K0 , the loop gain is 
calculated to be 1. 0 at a frequency of 100 Hz i.e. the 
chosen value of R 3 C2 ensures loop stability. We can now 
specify. C2 = 22µF, and hence; 
R3 = 470 KQ 
and 
R4 = 390 Q. 
The actual constructed PLL using these component values 
was found to be stable, and frequency acquisition was 
rapid (< 5s) and reliable. The recovered clock spectrum is 
shown in Fig.7.18. 
Using the method of phase noise measurement described in 
section 5.2.3, the Single Sideband Noise-to-Carrier Power 
ratio is calculated for a 10 kHz offset to be; 
~(10 kHz) = -54.67 - 10.log[300] + 2.5 
= -76.94 dBc/Hz. 
This is indicative of a ·high quality recovered clock. 
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tlo Re.covered Clock Spectrum 
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Fig.7.18 Recovered Clock Spectrum 
The rising edge of the recovered clock (which will be used 
to trigger the data latching circuitry) is at a fixed, but 
arbitrary offset from the centre of the eye-opening of the 
data waveform at the decision threshold output. For 
optimum performance, the rising edge must occur at the 
maximum eye-opening. It is for this reason that a 
monostable (74LS123) is used to adjust the rising edge of 
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the recovered clock with respect to the data eye-opening. 
The circuit to perform this static phase adjustment is 








Fig.7.19 Static Phase Adjustment Circuit 
The 10 KQ potentiometer varies the rising edge of the 
monostable output for optimum performance. 
7.5 DATA LATCHING MODULE 
The function of this module is to use the recovered clock to 
latch the random data stream at the point of maximum eye-
opening. This function is performed by a 74LS74 D-type flip-


















Fig.7.20 Data Latch Module 
The operation of this circuit is as follows: The random data 
stream is applied to the D input of the flip-flop, and it is 
latched at maximum eye-opening by the rising edge of the 
recovered clock. The output of this module, in conjunction 
with the recovered clock, may be used to reconstruct the bit 
stream back into parallel format etc. 
A photograph of the constructed non-coherent MSK demodulator 
is shown in Fig.7.21. 
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Fig.7.21 Constructed Non-Coherent MSK Demodulator 
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In view .of the findings of this thesis, the foilowing 
conclusions may be drawn; 
1. MSK is a bandwidth efficient modulation scheme 
~having a maximum spectral efficiency of 2 
Bits/s/Hz) and a has an error probability identical 
to that of antipodal signaling. 
2. Due to the time offset between the I- and Q-
Channels, MSK exhibits less sidelobe regeneration 
than QPSK after bandlimiting and hardlimiting. 
3. The CP-FSK . type MSK modulator implementation is 
simple to implement and its performance is 
satisfactory. 
4. The coherent MSK demodulator is relatively complex 
to implement, and requires several complex modules. 
5. The effect of an incorrect modulation index on the. 
error probability of MSK is that it sets the minimum 
attainable error probability, independent of signal-
to noise ratio. 
6. The non-coherent MSK demodulator is much simpler to 
implement than the coherent demodulator, but its 
noise performance is more than 3dB inferior to that 





THE EFFECT OF SQUARING ON THE MSK SPECTRUM 
The effect of squaring (Frequency Doubling) on the MSK 
spectrum is derived mathematically here. It will be shown by 
simple math~matical means how each of th~ features of the 
frequency doubled MSK spectrum arise. 
In the calculations that ensue, the following trigonometric 
identities are used; 
(i) cos 2 e = ~[l + cos 20] 
(ii) sin 2 e = ~[1 - cos 20] 
(iii) sin a.cos e = ~sin 20 
(iv) cos oc.cos ~ = ~cos (oc + ~) + ~cos (oc - ~) 
The MSK time-domain expression is; 
For brevity, we let YI(t) = yI, and y 0 (t) = Yo· Also, rr/2Tb 
= 2rr~f = ~w, and 2rrfc = wet. 
Squaring the MSK waveform yields; 
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Using identities (i), (ii), and (iii), we may transform the 
expression to; 
+ ~.y 2 0 .[l - COS 2~wt][l - COS 2wct] 
Noting that y 2 r(t) = y 2 0 (t) = 1 (as these symbol streams are 
in polar NRZ format with a normalized amplitude of 1 Volt), 
we obtain; 
~[2 + 2co~ 2~wt.cos 2wct] 
Using identity (iv), this expression reduces to; 
~.[l +~.cos 2(wc + ~w)t +~.cos 2(wc - AW)t] 
From this expression, the following features can be noted; 
(a) The squared spectrum contains a DC t~rm (~). 
(b) The term ~.cos 2(wc + ~w)t represents a 
deterministic spectral component at a frequency of 
twice the SPACE frequency. 
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(c) The term ~.cos 2(wc - t:.w)t is a similar spectral 
component at a. frequency of twice the MARK 
frequency. 
·(d) The last term is a random term as it contains 
the random product Y:x:(t) .y0 (t). It is responsible 
for the generation of the random (noise-like) 
spectrum at the output of the frequency doubler. To 
ascertain its spectral properties, we set 
This reduces the last term to; 
~.r(t).cos 2(wc - ~w)t - ~.r(t).cos 2(wc + Aw)t. 
This is immediately recognized as the difference of 
two BPSK -waveforms, each with the same pseudo-bit 
rate of fb bits/s. Recall that the I- and Q-Channel 
symbols are 2Tb in length, but staggered by_ Tb 
seconds. Their product can therefore change at a rate 
of l/Tb = fb times per second (even though each 
symbol can only change state every 2Tb seconds). The 
BPSK power s~ectrum has a si 2 {f) envelope, with the 
first null spaced fb Hertz from the centre frequency. 
Note that one BPSK spectrum is centered at twice the 
MARK frequency, while the other is centered at twice 
the SPACE frequency. 
Once these features are recognized, it is easy to sketch 
what the squared MSK spectrum looks like. Fig.A.I shows the 
expected jppearance of the spectrum. 
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Fig.A.1 Mathematically Derived Spectrum 
of Frequency Doubled MSK 
., --- ' 
Note how this compares very favourably with the measured 
spectrum shown in Fig.5.3. 
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APPENDIX B 
AN·ANALYTICAL INVESTIGATION INTO THE ERROR PERFORMANCE OF 
MSK WITH INCORRECT MODULATION INDEX 
As this is an analytical investigation, some simplifying 
assrimptions regarding th~ MSK modem ha~e to be made in order 
to simplify the analysis. The assumption are; 
The recovered carriers (fm, fs, 2fm, 2fs) at the 
demodulator are assumed to be at the correct 
frequencies (i.e. they are not recovered from the 
I 
received carrier). The MARK and SPACE frequencies of· 
the modulator are incorrect and this results in an 
incorrect modulation index. As the carriers at the 
receiver are, in practice, extracted from the 
received MSK signal, the results presented in the 
analysis are not exact and this must be borne in mind 
when interpreting them. 
The modulator VCO is assumed to be locally linear 
about its centre frequency. This ensures that the 
phase accumulated during a MARK is the same as that 
accumulated during a SPACE (even though the phase is 
no longer correct). 
I The maximum "0" or "1" block length is assumed.to be 
6 bits. 
Consider the MSK constellation diagram shown .in Fig.B.1. 
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Fig.B.1 MSK Constellation Diagram 
The symbols are denoted a, b, c, and d. With the modulation 
index at its correct value (h = 0.5), the phase changes over 
the bit intervals T0 are given by; 
~e = ±rrh 
= ±rr/2. 
Provided that the constellation points lie within their ±45° 
quadrants at the decision instants, no symbol error will 
occur (with no noise present, this will always be the case 
when h = 0.5). 
When the modulation index is incorrect, the phase imparted 
during a bit time is; 
A0 = ±rr(0.5 + oh) 
-B2-
= ±rc/2 ± rcoh 
= ±rc/2 ± <I>.,.' 
where oh. is a small positive number and <I>.,. is 
error after a single bit period. It is clear that 
the phase 
the phase 
states of the modulator will no longer be· at the points a, 
b, c, and d at the times T0 , 2T0 , 3T0 etc. Fig.B.2 shows the 
position· of the phase state at 4T0 after the bit sequence 
0000, and starting at e = 0°. 
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Fig.B.2 Accumulation of Phase Errors 
for the Bit Sequence 0000 
It is clear that for the chosen value of <I>.,. and sequence 
length, no symbol error will result during, or at the 
termination of the sequence. This is because the symbols lie 
within their correct decision boundaries at the decision 
instants. It should also be apparent that for a given <I>.,. 
there exists a sequence length with calculable probability 
of occurrence which will eventually result in a symbol 
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error. 
Considering a bit sequence of length four bits, we list all 

















Fig.~.3 List of All Possible Sequences 
of Length Four Bits 
Because of the assumption that the VCO is at least locally 
linear about its centre frequency, we may delete all entries 
of even parity as they result in no net phase change (i.e. 
the entries 0011, 0101, 0110, 1001, 1010, and 1100). 
This assumption also allows us to group the sequences into 
Equivalent Sequences. For example, the equivalent sequence 
of 1011 is 11, as the two bits 10 result in no net phase 
change. For four-bit sequences, there are four sets into 
which the Equivalent Sequences may be categorized, as shown 
in Fig.B.4. 
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Set A. Set B Set C 





Sequence 00 11 1111 
Fig.B.4 Reduction of Four-Bit Sequences 




The probability of Set A occuring (PA) is four times that of 
one of its entries occuring (as there are four elements in 
the set). The probability of any of the entries occuring is 
1/16, therefore we can say; 
PA= (4).(1/16) 
= 1/4. 
Similarly, PB = 1/4; Pc = 1/16, and P0 = 1/16. 
For Sets A and B, the maximum tolerable ~e is; 
i.e. 
<I>.,. < 45°/2 
< 22.5°, 
as the equivalent sequence length for Set A is 2 bits and 
the accumulated phase error must be less than 45° for no 
symbol error · to result. For Sets C and D, the maximum 
tolerable ~ ... is given by; 
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A similar analysis foF five• and six-bit sequences was 





Set E Set F Set G Set H Set I 
-0 1 000 111 00000 
10/32 10/32 5/32 5/32 1/32 
Fig.B.5 Reduction of Five-Bit Sequences 
Into Six Sets of Equivalent Sequences 
Set K Set L Set M Set N Set 0 
00 11 0000 1111 000000 







Fig.B.6 Reduction of Six-bit Sequences Into 
Six Sets of Equivalent Sequences 
From these results, one can conclude the following; 
For a phase error of ~e = 11.25°, the probability of a 
symbol error is given by; 
Pee = 2(1/16) + 2(1/32) + 2(6/64) + 2(1/64) = Q,406 
This expression arises from the fact that the sets C, 
D, I, J, M, N, O, and P have sequence lengths long 
enough (i.e. ~ 4 bits) to result in an accumulated 
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These 
phase error of 2: .45° which results in a symbol error. 
For a phase error of ~e = 9°~ a similar argument leads 
to; 
Pee = 2(1/32) + 2(1/64) = 0.0938 
Finally, for ~e = 7.5°, the only sets which allow for 
a symbol error are Sets 0 and P. This gives the 
symbol error probability as; 
Pea = 2(1/64) = 0.03125. 
calculations show that even with the simplifying 
assumptions 
calculation 
made at the outset of the analysis, the 
of the ·error probability due to incorrect 
modulation index is tedious to derive, and results are only 
obtainable for special cases of modulation index errors. 
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